NXP Semiconductors MF1P2200DA4/00J
- Part No.:
- MF1P2200DA4/00J
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- MOA4, Smart Card Module
- Datasheet:
-
MF1P2200DA4/00J.pdf
- Description:
- MIFARE PLUS EV1
- Quantity:
- Payment:

- Shipping:

Inventory:4,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1P2200DA4/00 from NXP Semiconductors is a contactless smart card IC compliant with ISO/IEC 14443-4 and ISO/IEC 7816-4 (SL3), featuring 2 kB non-volatile memory, 7-byte UID, 17 pF input capacitance, AES-128 cryptography, and Common Criteria EAL5+ security certification. It serves as a secure authentication platform for transit cards, access credentials, and electronic vouchers requiring backward compatibility with MIFARE Classic EV1 infrastructure.
For engineers reviewing the MF1P2200DA4/00 datasheet, MF1P2200DA4/00 pinout, MF1P2200DA4/00 application, or MF1P2200DA4/00 equivalent, key selection considerations include SL3 security level support, sector-wise security upgrade capability, Transaction MAC/TIMER features, antenna interface impedance (1.2 kΩ), and MOA4 plastic leadless module carrier package compatibility with standard 13.56 MHz reader designs.
Technical Context
The MF1P2200DA4/00 implements a dual-protocol architecture supporting both ISO/IEC 14443-3 (for MIFARE Classic EV1 backward compatibility) and ISO/IEC 14443-4 (T=CL) for SL0/SL1/SL3 operations. Its on-die oscillator, analog front-end, and AES-128 cryptographic engine enable secure messaging, multi-sector authentication, and anti-tearing protection for AES keys and data blocks.
It integrates a 32-sector memory map (each sector with 4 blocks of 16 bytes), supports SL3 CardSecurityLevel or SectorSecurityLevel upgrades, and includes dedicated configuration blocks for restricting update operations in SL1 mode. The device uses symmetric AES originality authentication (128-bit key) and optional ECC-based NXP Originality Signature verification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 kB non-volatile memory organized in 32 sectors × 4 blocks (16 bytes/block); enables seamless migration from MIFARE Classic 1K |
| Security certification | Common Criteria EAL5+ (AVA_VAN.5), matching banking and e-passport IC requirements |
| Cryptography | AES-128 mandatory in SL3; optional in SL1; supports secure messaging, Transaction MAC, and anti-tearing for key updates |
| UID type | 7-byte UID permanently programmed and write-protected in manufacturer block (sector 0, block 0) |
| Input capacitance | 17 pF at 13.56 MHz; optimized for Class 1 smart card antenna designs and standard reader coil coupling |
| Communication speed | Up to 848 kbit/s; supports high-throughput transactions in transit and payment applications |
| Retention time | 25 years at 25 °C; ensures long-term data integrity for credential lifecycles |
| Write endurance | 200,000–1,000,000 cycles; supports frequent balance updates in micro-payment and loyalty use cases |
Pinout & Package
MF1P2200DA4/00 is housed in the MOA4 plastic leadless module carrier package (SOT500-2), designed for embedding into smart cards, key fobs, and wristbands. It features two RF terminals for direct connection to an external antenna coil.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input terminal for half-bridge antenna interface; connects to one end of planar coil |
| LB | Antenna coil connection B | RF input terminal for half-bridge antenna interface; connects to opposite end of planar coil |
Key Features
| Feature | Design Value |
|---|---|
| SL3 CardSecurityLevel upgrade | Enables full AES-128 authentication and encrypted communication across all sectors without infrastructure replacement |
| SectorSecurityLevel flexibility | Allows mixed SL1/SL3 operation per sector (SL1SL3Mix mode), supporting phased backend integration |
| Transaction Timer | Configurable timeout prevents Man-in-the-Middle attacks by limiting transaction duration in payment or access scenarios |
| Transaction MAC (TMAC) | Provides cryptographic checksum over full transaction payload for clearing entity verification in value-based applications |
| Random ID support | Complies with GDPR and similar privacy regulations by enabling dynamic UID masking during field activation |
| Virtual card architecture | ISO/IEC 7816-4 compliant selection (INS A4h) enables multi-application deployment on single physical card |
Applications
| Public Transportation | Access Management |
|---|---|
Use Scenario: Contactless fare collection in metro/bus systems with offline balance validation and top-up via NFC-enabled smartphones. IC Role / Device Role / Timing Role: Secure storage and cryptographic processing of e-purse balances, transaction logs, and access credentials using SL3 AES-128 encryption. Use Value: Enables fast tap-and-go (<100 ms) with tamper-resistant balance updates and EAL5+-validated integrity against cloning or replay attacks. | Use Scenario: Multi-site corporate access control where credentials must interoperate with legacy MIFARE Classic readers while supporting future SL3 backend upgrades. IC Role / Device Role / Timing Role: Backward-compatible authentication token providing both CRYPTO1 (SL1) and AES (SL3) handshakes depending on reader capability. Use Value: Eliminates need for parallel card issuance during infrastructure modernization; sector-wise SL3 migration preserves existing SL1 door readers. |
| Event Ticketing | Electronic Voucher |
Use Scenario: High-density festival entry with anti-counterfeiting, time-limited validity, and real-time revocation via cloud-connected gates. IC Role / Device Role / Timing Role: Tamper-evident storage of encrypted ticket metadata, NXP Originality Signature verification, and proximity check enforcement. Use Value: Prevents duplication through ECC-based asymmetric signature validation and Random ID obfuscation during scanning. | Use Scenario: Retail gift card with reloadable balance, merchant-specific restrictions, and offline redemption at point-of-sale terminals. IC Role / Device Role / Timing Role: Value block management with increment/decrement/transfer commands secured by AES MAC and anti-tearing write protection. Use Value: Ensures atomic balance updates even during power loss; TMAC enables reconciliation between POS and issuer backend. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1P2230DA4/00 | Same MOA4 package and 2 kB memory, but uses 4-byte NUID instead of 7-byte UID; no globally unique identifier | Suitable for closed-loop systems where UID uniqueness is not required (e.g., internal campus access) | Select when system design tolerates non-unique identifiers and cost optimization is prioritized over global traceability |
| MF1PH2200DA4/00 | Same MOA4 package and 7-byte UID, but 70 pF input capacitance instead of 17 pF; targets compact form factors (key fobs, wristbands) | Required for small-antenna implementations where higher capacitance improves coupling efficiency at 13.56 MHz | Select only when antenna geometry constraints prevent stable operation with 17 pF loading; not interchangeable without RF redesign |
Compared with MF1P2200DA4/00, MF1P2230DA4/00 trades UID uniqueness for lower cost in controlled environments, while MF1PH2200DA4/00 shifts antenna interface requirements to accommodate miniaturized packaging - neither offers pin-to-pin or functional equivalence without corresponding system-level adjustments.
Availability
MF1P2200DA4/00 is available at Aetrix Electronics and suitable for public transportation fare collection, physical access control, and event ticketing systems requiring stable component supply, long-term lifecycle assurance, and certified security compliance.
Supply support for MF1P2200DA4/00 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and identification markets.
The MF1P2200DA4/00 belongs to the MIFARE Plus EV2 product line, engineered to deliver EAL5+ certified security in mainstream contactless smart card applications while enabling seamless infrastructure upgrades from MIFARE Classic EV1.
FAQ
What security level does MF1P2200DA4/00 ship in by default?
MF1P2200DA4/00 ships in Security Level 0 (SL0), the initial personalization state. From SL0, it can be directly committed to SL1 or SL3 using standardized personalization procedures. SL0 allows unrestricted access for key injection and configuration before deployment, and is not intended for operational use in fielded systems. All production units of MF1P2200DA4/00 require secure personalization to SL1 or SL3 prior to issuance.
Does MF1P2200DA4/00 support ISO/IEC 7816-4 commands?
Yes, MF1P2200DA4/00 supports ISO/IEC 7816-4 commands including ISOSelect (INS A4h) and ISOExternalAuthenticate (INS 82h) for virtual card selection and secure channel establishment. These operate in SL1 and SL3 after ISO/IEC 14443-4 activation, enabling interoperability with EMVCo-compliant NFC devices and backend systems built on ISO 7816 standards. MF1P2200DA4/00 does not support T=0 or T=1 protocols.
Can MF1P2200DA4/00 be used in wearable form factors like wristbands?
Yes, MF1P2200DA4/00 is qualified for wearable applications such as wristbands, but requires antenna design adaptation. Its 17 pF input capacitance is optimized for standard Class 1 smart card antennas; for smaller form factors, NXP recommends MF1PHx2 variants (e.g., MF1PH2200DA4/00) with 70 pF input capacitance to improve coupling efficiency. Mechanical integration into flexible substrates must maintain specified coil geometry and clearance per NXP's antenna design guidelines for MF1P2200DA4/00.
What is the purpose of the Transaction Timer feature in MF1P2200DA4/00?
The Transaction Timer in MF1P2200DA4/00 enforces a maximum allowable duration for a single contactless transaction, mitigating Man-in-the-Middle (MitM) attacks by preventing prolonged field exposure during sensitive operations like balance updates or access authorization. Configured by the card issuer during personalization, it operates independently of reader timing and is enforced by the PICC's internal logic. This feature is active in SL3 and enhances security in high-risk micro-payment and transit scenarios where transaction latency could be exploited.
How does MF1P2200DA4/00 ensure originality verification?
MF1P2200DA4/00 provides two independent originality verification methods: (1) symmetric AES-128 authentication using a dedicated 128-bit Originality Key, supported in all security levels; and (2) asymmetric ECC-based NXP Originality Signature, retrieved via the Read_Sig command (0x3C). The latter requires only a public key for verification and supports both ISO/IEC 14443-3 and -4 activation. Both mechanisms are implemented in hardware and validated under the same Common Criteria EAL5+ certification scope applied to MF1P2200DA4/00.
MF1P2200DA4/00J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- MOA4, Smart Card Module
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLLMC
MF1P2200DA4/00J FAQ
1.How can I place an order for MF1P2200DA4/00J through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1P2200DA4/00J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1P2200DA4/00J reliable?
The price and inventory of MF1P2200DA4/00J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1P2200DA4/00J is usually 5 days.
3.What payment methods are accepted for MF1P2200DA4/00J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1P2200DA4/00J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1P2200DA4/00J?
MF1P2200DA4/00J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1P2200DA4/00J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1P2200DA4/00J?
For technical support, including MF1P2200DA4/00J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1P2200DA4/00J requirements.
6.How does Aetrix verify that MF1P2200DA4/00J is sourced from the original manufacturer or authorized distributors?
All MF1P2200DA4/00J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1P2200DA4/00J meets industry standards.
7.What is the process for return or replacement of MF1P2200DA4/00J?
All MF1P2200DA4/00J units undergo pre-shipment inspection (PSI). If there is an issue with MF1P2200DA4/00J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1P2200DA4/00J part is unused and in its original packaging.
Return procedure for MF1P2200DA4/00J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1P2200DA4/00J Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
