NXP Semiconductors MF1P2231DUD/00Z
- Part No.:
- MF1P2231DUD/00Z
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
MF1P2231DUD/00Z.pdf
- Description:
- MIFARE PLUS EV1
- Quantity:
- Payment:

- Shipping:

Inventory:3,501
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1P2231DUD/00Z from NXP Semiconductors is a contactless smart card IC compliant with ISO/IEC 14443-4 and ISO/IEC 7816-4 (SL3), featuring 2 kB non-volatile memory, 4-byte NUID, 17 pF input capacitance, AES-128 cryptography, and Common Criteria EAL5+ security certification. It serves as a secure authentication platform for transit cards, access tokens, and electronic vouchers requiring backward compatibility with MIFARE Classic EV1 infrastructure.
For engineers reviewing the MF1P2231DUD/00Z datasheet, MF1P2231DUD/00Z pinout, MF1P2231DUD/00Z application, or MF1P2231DUD/00Z equivalent, key selection considerations include SL3 security level support, sector-wise security upgrade capability, Transaction MAC/TIMER features, NUID-based privacy compliance, and SOT500-2 wafer-level packaging for embedded module integration.
Technical Context
The MF1P2231DUD/00Z implements a dual-protocol architecture supporting both ISO/IEC 14443-3 (for MIFARE Classic EV1 backward compatibility) and ISO/IEC 14443-4 (T=CL) for SL3 operations. Its memory is organized into 32 sectors of 4 blocks each (2 kB total), with sector trailers containing CRYPTO1 keys A/B and access bytes governing DaVaBlock permissions.
Security level switching operates at card or sector granularity: SL0 enables personalization, SL1 adds optional AES authentication and update restrictions for Data/Value Blocks, and SL3 mandates AES-128 for all commands with encrypted communication, Transaction MAC, and anti-tearing protection for AES key updates and sector trailer writes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 kB non-volatile EEPROM, organized in 32 sectors × 4 blocks (16 bytes/block), enabling seamless migration from MIFARE Classic 1K. |
| UID type | 4-byte NUID (non-unique identifier), write-locked at production, supports Random ID for GDPR-compliant privacy. |
| Input capacitance | 17 pF at 13.56 MHz, optimized for standard Class 1 antenna designs and embedded module integration. |
| Security certification | Common Criteria EAL5+, certified to AVA_VAN.5 (resistance against high-potential attackers), matching banking and e-passport IC requirements. |
| Cryptography | AES-128 mandatory in SL3; supports symmetric AES originality check and asymmetric ECC-based NXP Originality Signature verification. |
| Protocol support | Fully compliant with ISO/IEC 14443-4 (T=CL) and ISO/IEC 7816-4 (SL3); backward compatible with ISO/IEC 14443-3 for MIFARE Classic EV1 mode. |
| Transaction security | Transaction Timer mitigates Man-in-the-Middle attacks; Transaction MAC provides cryptographic checksum over value/data block transactions. |
Pinout & Package
SOT500-2 package: 12-inch wafer form (sawn, 120 µm thickness), intended for embedding into plastic modules, key fobs, or wristbands. No leadframe or solderable terminals - LA/LB connections are bond pads for antenna coil attachment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input terminal for 13.56 MHz carrier; forms resonant LC tank with external antenna coil and internal 17 pF capacitance. |
| LB | Antenna coil connection B | RF return path for antenna coil; completes RF coupling loop and enables power harvesting and bidirectional communication. |
Key Features
| Feature | Design Value |
|---|---|
| SL3 CardSecurityLevel upgrade | Enables full-card migration to AES-only operation without infrastructure overhaul; preserves interoperability during phased deployment. |
| SectorSecurityLevel flexibility | Allows individual sectors to operate at SL1, SL3, or SL1SL3Mix mode - critical for hybrid applications like transport + loyalty on one card. |
| Configuration block restriction | Permits runtime restriction of update operations (increment/decrement/write) on Data/Value Blocks and Sector Trailers in SL1, eliminating need for permanent locking. |
| Virtual card architecture | Supports ISO/IEC 7816-4 APDU-wrapped commands (ISOSelect, ISOExternalAuthenticate) for multi-application card partitioning and secure backend connectivity. |
| Anti-tearing mechanism | Guarantees atomicity for AES key updates and sector trailer writes - ensures memory remains either fully old or fully new after field interruption. |
Applications
| Public Transportation | Access Management |
|---|---|
Use Scenario: Contactless fare collection in metro systems using legacy MIFARE Classic readers upgraded to support SL3 via firmware. IC Role / Device Role / Timing Role: Secure credential storage and AES-authenticated transaction execution with Transaction MAC verification at point-of-sale terminals. Use Value: Enables phased infrastructure modernization - existing readers process SL1 sectors while new gates authenticate SL3 sectors, extending system lifespan by 5+ years. | Use Scenario: Multi-site corporate access control where badge credentials must comply with GDPR data minimization requirements. IC Role / Device Role / Timing Role: NUID-based identification with Random ID enabled per session, preventing tracking across entry points. Use Value: Eliminates persistent UID exposure while maintaining backend authentication integrity via AES originality check and ECC signature verification. |
| Event Ticketing | Electronic Voucher |
Use Scenario: NFC-enabled concert tickets with dynamic validity windows and transfer restrictions enforced at gate readers. IC Role / Device Role / Timing Role: Value block storage for remaining entries; Transaction Timer enforces maximum dwell time per scan to prevent replay attacks. Use Value: Prevents unauthorized reuse of scanned tickets by bounding transaction duration and cryptographically binding each scan to a unique session. | Use Scenario: Retail gift cards supporting balance reload, expiry enforcement, and offline redemption at POS terminals. IC Role / Device Role / Timing Role: Dual-mode operation: SL1 for fast balance reads at low-cost terminals; SL3 for secure reload via encrypted channel with Transaction MAC. Use Value: Reduces terminal cost (SL1) while ensuring reload integrity (SL3), enabling scalable deployment across thousands of retail locations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1P2201DUD/00 | 7-byte UID instead of 4-byte NUID; identical 2 kB memory, 17 pF capacitance, SOT500-2 package, and SL0/SL1/SL3 feature set. | Requires globally unique UID handling in system design; lacks Random ID privacy mode needed for GDPR-compliant deployments. | Select when deterministic UID traceability is required (e.g., asset tracking), not when user privacy mandates NUID + Random ID. |
| MF1PH2231DUD/00 | Same 2 kB memory and 4-byte NUID, but 70 pF input capacitance optimized for compact form factors (key fobs, wristbands); identical security and protocol features. | Designed for smaller antennas with higher capacitive loading; incompatible with standard Class 1 reader tuning unless antenna re-matched. | Select for wearable or space-constrained designs where 17 pF would under-couple to small coils; avoid for standard card-sized PCBs. |
Compared with MF1P2201DUD/00, MF1P2231DUD/00Z provides stronger privacy via NUID+Random ID but sacrifices global UID uniqueness; compared with MF1PH2231DUD/00, it delivers better compatibility with legacy reader antenna designs at the expense of reduced suitability for miniaturized wearables.
Availability
MF1P2231DUD/00Z is available at Aetrix Electronics and suitable for public transportation fare collection, secure physical access control, and event ticketing systems requiring stable component supply, long-term lifecycle assurance, and certified security compliance.
Supply support for MF1P2231DUD/00Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in contactless IC technology since the introduction of MIFARE.
The MF1P2231DUD/00Z belongs to the MIFARE Plus EV2 product line, designed specifically to enable secure, standards-based, and infrastructure-compatible migration from MIFARE Classic to AES-level security in mass-transit, access, and payment ecosystems.
FAQ
What security certifications does the MF1P2231DUD/00Z hold?
The MF1P2231DUD/00Z holds Common Criteria EAL5+ certification (AVA_VAN.5), validating resistance against high-potential attackers. This certification level matches requirements for banking-grade and electronic passport ICs. The MF1P2231DUD/00Z achieves this through hardware-enforced AES-128, anti-tearing memory writes, ECC-based originality signature, and tamper-resistant voltage/rail/light/glitch sensors integrated into its silicon die.
Does the MF1P2231DUD/00Z support backward compatibility with MIFARE Classic readers?
Yes, the MF1P2231DUD/00Z supports full MIFARE Classic EV1 backward compatibility in SL1 mode, operating on the same ISO/IEC 14443-3 protocol layer and command set. It allows legacy readers to authenticate and access sectors configured in SL1 without firmware updates, while enabling new readers to leverage SL3 AES-128 security on the same physical card - a key requirement for phased infrastructure upgrades.
What is the difference between the 4-byte NUID and 7-byte UID versions of the MF1P2231DUD/00Z?
The MF1P2231DUD/00Z uses a 4-byte NUID (non-unique identifier), which is write-locked at production and supports Random ID for privacy-preserving sessions. In contrast, the 7-byte UID version (e.g., MF1P2201DUD/00) provides globally unique serial numbers but cannot enable Random ID. The NUID variant is mandated for GDPR-compliant applications where persistent UID tracking must be avoided across touchpoints.
Can the MF1P2231DUD/00Z be used in wearable form factors like wristbands?
The MF1P2231DUD/00Z has 17 pF input capacitance, optimized for standard Class 1 smart card antennas. For wristbands or key fobs with smaller coils, NXP offers the MF1PH2231DUD/00 variant with 70 pF input capacitance. Using MF1P2231DUD/00Z in wearables may result in reduced read range or inconsistent coupling unless the antenna is specifically retuned to match the lower capacitance - verify field strength and modulation depth per ISO/IEC 10373-6.
How does the Transaction Timer feature enhance security in the MF1P2231DUD/00Z?
The Transaction Timer in the MF1P2231DUD/00Z limits the maximum allowable duration of a single contactless transaction, mitigating Man-in-the-Middle (MitM) relay attacks. When enabled, the timer starts upon command reception and aborts the transaction if no valid response is generated within the configured window - preventing attackers from extending communication latency to intercept or manipulate data. This feature is configurable per application and enforced in both SL1 and SL3 modes.
MF1P2231DUD/00Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
MF1P2231DUD/00Z FAQ
1.How can I place an order for MF1P2231DUD/00Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1P2231DUD/00Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1P2231DUD/00Z reliable?
The price and inventory of MF1P2231DUD/00Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1P2231DUD/00Z is usually 5 days.
3.What payment methods are accepted for MF1P2231DUD/00Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1P2231DUD/00Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1P2231DUD/00Z?
MF1P2231DUD/00Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1P2231DUD/00Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1P2231DUD/00Z?
For technical support, including MF1P2231DUD/00Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1P2231DUD/00Z requirements.
6.How does Aetrix verify that MF1P2231DUD/00Z is sourced from the original manufacturer or authorized distributors?
All MF1P2231DUD/00Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1P2231DUD/00Z meets industry standards.
7.What is the process for return or replacement of MF1P2231DUD/00Z?
All MF1P2231DUD/00Z units undergo pre-shipment inspection (PSI). If there is an issue with MF1P2231DUD/00Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1P2231DUD/00Z part is unused and in its original packaging.
Return procedure for MF1P2231DUD/00Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1P2231DUD/00Z Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
