NXP Semiconductors MF1PH2200DA8/00J
- Part No.:
- MF1PH2200DA8/00J
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- MOA8, Smart Card Module
- Datasheet:
-
MF1PH2200DA8/00J.pdf
- Description:
- MIFAREA PLUS EV2
- Quantity:
- Payment:

- Shipping:

Inventory:2,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1PH2200DA8/00 from NXP Semiconductors is a MIFARE Plus EV2 contactless smart card IC operating at 13.56 MHz, featuring 2 kB non-volatile memory, 7-byte UID, 70 pF input capacitance, Common Criteria EAL5+ security certification, and full ISO/IEC 14443-4 compliance - deployed in secure public transport ticketing systems requiring tamper-resistant authentication and sector-wise security upgrades.
For engineers reviewing the MF1PH2200DA8/00 datasheet, MF1PH2200DA8/00 pinout, MF1PH2200DA8/00 application, or MF1PH2200DA8/00 equivalent, key selection considerations include SL3 AES-128 cryptographic enforcement, Random ID support for GDPR-compliant deployments, Transaction MAC integrity verification, 10 cm read range capability, and MOA8 SOT500-4 module package compatibility with compact form factors like wristbands and key fobs.
Technical Context
The MF1PH2200DA8/00 implements a dual-layer security architecture supporting three configurable security levels (SL0, SL1, SL3), where SL3 mandates AES-128 for all authentication and secure messaging, while SL1 retains MIFARE Classic EV1 backward compatibility with optional AES originality checks. It integrates an on-chip TRNG, active shielding, voltage/rail/light/glitch sensors, and supports both ISO/IEC 14443-3 (Type A) and ISO/IEC 14443-4 (T=CL) protocols.
Memory organization comprises 32 sectors of 4 blocks each (2 kB total), with sector trailers containing CRYPTO1 keys A/B and access bytes; AES keys and configuration blocks reside outside the visible memory map and are updated via anti-tearing protected operations. The IC supports SL3 CardSecurityLevel or per-sector SectorSecurityLevel migration, including SL1SL3Mix mode for hybrid backend integration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 kB non-volatile EEPROM organized in 32 sectors × 4 blocks (16 bytes/block) |
| Input capacitance | 70 pF - enables reliable operation with small-form-factor antennas (e.g., wristbands, key fobs) |
| UID length | 7-byte unique identifier - factory-programmed and write-protected for secure device identity |
| Security certification | Common Criteria EAL5+ - validated resistance against high-potential attackers per AVA_VAN.5 |
| Communication protocol | Fully compliant with ISO/IEC 14443-4 (T=CL) and ISO/IEC 7816-4 SL3 - interoperable with NFC mobile handsets and legacy infrastructure |
| Data retention | 25 years at 25 °C - ensures long-term validity of stored credentials and transaction history |
| Write endurance | 200,000–1,000,000 cycles - supports frequent value-block updates in micro-payment and loyalty applications |
Pinout & Package
MF1PH2200DA8/00 is supplied in the MOA8 plastic leadless module carrier package (SOT500-4), optimized for embedding into compact contactless devices. The package provides two RF interface terminals only - no digital I/O or power pins - and requires external antenna coil coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input terminal for half-bridge antenna coupling; forms resonant LC tank with external coil and internal 70 pF capacitance |
| LB | Antenna coil connection B | RF input terminal completing antenna interface; enables bidirectional energy harvesting and data demodulation |
Key Features
| Feature | Design Value |
|---|---|
| SL3 AES-128 enforcement | Mandatory 3-pass AES authentication and encrypted secure messaging - eliminates CRYPTO1 vulnerabilities in high-assurance environments |
| Sector-wise security upgrade | Independent CardSecurityLevel or SectorSecurityLevel switching - enables phased infrastructure migration without full system replacement |
| Transaction MAC (TMAC) | Cryptographic checksum over full transaction data - allows clearing entities to verify integrity of value/data block operations |
| Random ID support | ISO/IEC 14443-3 compliant dynamic UID generation - satisfies privacy regulations (e.g., GDPR) by preventing long-term tracking |
| NXP Originality Signature | ECC-based asymmetric signature verifiable with public key - provides counterfeit detection independent of backend AES key management |
Applications
| Public Transportation | Access Management |
|---|---|
Use Scenario: Contactless fare collection in metro systems with offline validation and balance updates. IC Role / Device Role / Timing Role: Secure credential storage and AES-authenticated transaction signing at point-of-use. Use Value: Enables 10 cm read range and TMAC-verified balance transfers without real-time network dependency. | Use Scenario: Multi-site corporate access control with role-based permissions and audit logging. IC Role / Device Role / Timing Role: Tamper-resistant identity token supporting SL3 AES session keys and sector-trailer access condition enforcement. Use Value: Prevents cloning via EAL5+-certified cryptography and supports Random ID to avoid credential tracking across entry points. |
| Event Ticketing | Micro-payment |
Use Scenario: NFC-enabled concert tickets with time-limited validity and transfer restrictions. IC Role / Device Role / Timing Role: Secure storage of time-bound entitlements and cryptographic proof of purchase origin. Use Value: Leverages NXP Originality Signature to validate genuine tickets and ECC-based verification avoids private key exposure. | Use Scenario: Peer-to-peer small-value transactions using contactless cards in retail kiosks. IC Role / Device Role / Timing Role: High-endurance value block handling with anti-tearing protection for increment/decrement operations. Use Value: Guarantees atomic counter updates even during field interruption, backed by 1M-cycle write endurance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1PH2230DA8/00 | 4-byte NUID instead of 7-byte UID; identical memory, security, and package | Used where global uniqueness is not required and system design accommodates non-unique identifiers | Select when UID collision tolerance is acceptable and cost-sensitive deployment favors smaller UID footprint |
| MF1P2200DA8/00 | 17 pF input capacitance (vs. 70 pF); same 2 kB memory, 7-byte UID, MOA8/SOT500-4 package | Optimized for standard proximity card antennas rather than compact form factors | Choose for traditional card formats where higher antenna Q-factor and longer read range are prioritized over miniaturization |
Compared with MF1PH2200DA8/00, MF1PH2230DA8/00 trades UID uniqueness for reduced identifier overhead in closed-loop systems, while MF1P2200DA8/00 sacrifices compact-form-factor compatibility for improved RF coupling efficiency in standard card layouts.
Availability
MF1PH2200DA8/00 is available at Aetrix Electronics and suitable for public transportation ticketing, secure physical access control, and event credentialing requiring stable component supply, long-term lifecycle assurance, and certified cryptographic functionality.
Supply support for MF1PH2200DA8/00 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in contactless identification and NFC technologies.
The MF1PH2200DA8/00 belongs to the MIFARE Plus EV2 product line, designed specifically for high-assurance contactless applications demanding Common Criteria EAL5+ certification, seamless legacy infrastructure migration, and privacy-preserving features like Random ID and ECC-based originality verification.
FAQ
What security certifications does the MF1PH2200DA8/00 hold?
The MF1PH2200DA8/00 holds Common Criteria EAL5+ certification (AVA_VAN.5), confirming resistance against attackers with high attack potential. This certification aligns with requirements for banking-grade and electronic passport ICs. The MF1PH2200DA8/00 achieves this through hardware-enforced AES-128 in SL3, active shielding, multiple physical sensors (voltage, rail, light, glitch), and secure boot logic - all verified under the CC evaluation scope defined for MIFARE Plus EV2.
How does the MF1PH2200DA8/00 support migration from legacy MIFARE Classic systems?
The MF1PH2200DA8/00 supports full backward compatibility with MIFARE Classic EV1 in SL1 mode, allowing existing readers to authenticate using CRYPTO1 while enabling phased upgrades to SL3 AES-128. Its sector-wise security level switching permits selective migration - e.g., upgrading transit pass sectors to SL3 while retaining SL1 for loyalty data - without replacing infrastructure. The MF1PH2200DA8/00 also retains identical command structure and memory layout for DaVaBlocks to minimize middleware changes.
What is the purpose of the 70 pF input capacitance in the MF1PH2200DA8/00?
The 70 pF input capacitance in the MF1PH2200DA8/00 is optimized for compact antenna designs used in wristbands, key fobs, and other space-constrained form factors. Unlike the 17 pF variant (e.g., MF1P2200DA8/00), this higher capacitance lowers the resonant frequency impedance mismatch, improving coupling efficiency with smaller coils. It directly enables reliable 10 cm read range in miniaturized implementations - a critical requirement confirmed in NXP's antenna design guidelines for MF1PHx2 devices.
Can the MF1PH2200DA8/00 generate a Random ID, and how is it implemented?
Yes, the MF1PH2200DA8/00 supports ISO/IEC 14443-3 compliant Random ID generation for all UID types, satisfying modern data protection regulations. When enabled, the IC transmits a dynamically generated 7-byte identifier on each activation instead of the fixed factory-programmed UID. The real UID remains accessible only after successful ISOSelect or ISOExternalAuthenticate - ensuring privacy during casual scanning while preserving backend traceability when required. This feature is configurable per the MF_PersonalizeUIDUsage command.
What distinguishes the Transaction MAC (TMAC) feature in the MF1PH2200DA8/00?
The Transaction MAC (TMAC) in the MF1PH2200DA8/00 computes a cryptographic checksum over the complete transaction - including value block contents, operation type (increment/decrement), and sector address - using AES-128. This allows clearing entities or backend systems to independently verify transaction integrity without storing intermediate states. Unlike simple CRCs, TMAC prevents replay, truncation, or substitution attacks and is mandatory in SL3 mode, making the MF1PH2200DA8/00 suitable for auditable micro-payment and fare collection deployments.
MF1PH2200DA8/00J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- MOA8, Smart Card Module
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLLMC
MF1PH2200DA8/00J FAQ
1.How can I place an order for MF1PH2200DA8/00J through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1PH2200DA8/00J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1PH2200DA8/00J reliable?
The price and inventory of MF1PH2200DA8/00J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1PH2200DA8/00J is usually 5 days.
3.What payment methods are accepted for MF1PH2200DA8/00J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1PH2200DA8/00J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1PH2200DA8/00J?
MF1PH2200DA8/00J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1PH2200DA8/00J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1PH2200DA8/00J?
For technical support, including MF1PH2200DA8/00J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1PH2200DA8/00J requirements.
6.How does Aetrix verify that MF1PH2200DA8/00J is sourced from the original manufacturer or authorized distributors?
All MF1PH2200DA8/00J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1PH2200DA8/00J meets industry standards.
7.What is the process for return or replacement of MF1PH2200DA8/00J?
All MF1PH2200DA8/00J units undergo pre-shipment inspection (PSI). If there is an issue with MF1PH2200DA8/00J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1PH2200DA8/00J part is unused and in its original packaging.
Return procedure for MF1PH2200DA8/00J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1PH2200DA8/00J Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
