NXP Semiconductors MF1PH2201DUD/00Z
- Part No.:
- MF1PH2201DUD/00Z
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
MF1PH2201DUD/00Z.pdf
- Description:
- MIFARE PLUS EV2
- Quantity:
- Payment:

- Shipping:

Inventory:4,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1PH2201DUD/00Z from NXP Semiconductors is a contactless smart card IC implementing MIFARE Plus EV2 security architecture with 2 kB non-volatile memory, 7-byte UID, and 70 pF input capacitance optimized for key fobs and wristbands. It delivers Common Criteria EAL5+ certified AES-128 authentication, sector-wise SL3 security upgrades, and Transaction MAC for payment integrity in public transport and access control systems.
For engineers reviewing the MF1PH2201DUD/00Z datasheet, MF1PH2201DUD/00Z pinout, MF1PH2201DUD/00Z application, or MF1PH2201DUD/00Z equivalent, key selection criteria include ISO/IEC 14443-4 compliance, SL1/SL3 security level migration capability, Random ID support for GDPR-aligned privacy, and 70 pF antenna interface compatibility with compact form factors.
Technical Context
MF1PH2201DUD/00Z operates at 13.56 MHz with dual-mode protocol support: ISO/IEC 14443-3 for anti-collision and UID handling, and ISO/IEC 14443-4 (T=CL) for secure messaging in SL0/SL1/SL3. Its memory comprises 32 sectors × 4 blocks (2 kB), each block 16 bytes, with sector trailers containing CRYPTO1 keys A/B and access condition bytes.
The IC integrates dedicated hardware accelerators for AES-128 encryption, TRNG, CRC-16/32, and ECC-based NXP Originality Signature verification. It supports SL1SL3Mix mode for hybrid sector security and implements anti-tearing protection for AES key updates and data block writes to ensure atomicity during field interruption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 kB non-volatile EEPROM organized in 32 sectors of 4 blocks (16 bytes/block) |
| Security certification | Common Criteria EAL5+ (AVA_VAN.5), meeting banking and e-passport security requirements |
| Cryptography | AES-128 mandatory in SL3; optional in SL1; CRYPTO1 for backward compatibility |
| Input capacitance | 70 pF - enables reliable coupling with small-form-factor antennas (key fobs, wristbands) |
| UID type | 7-byte unique identifier permanently programmed and write-protected in manufacturer block |
| Communication speed | Up to 848 kbit/s - supports high-throughput transaction processing in transit gates |
| Retention & endurance | 25-year data retention; 200,000–1,000,000 write cycles - suitable for multi-year loyalty/micro-payment deployments |
Pinout & Package
SOT500-2 package: ultra-thin (120 µm) sawn wafer die in film frame carrier format, designed for embedding into plastic cards, key fobs, and wearable substrates.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input terminal for 13.56 MHz carrier; forms resonant LC tank with external antenna coil and internal 70 pF capacitance |
| LB | Antenna coil connection B | RF return path; completes antenna loop; enables passive power harvesting and backscatter modulation |
Key Features
| Feature | Design Value |
|---|---|
| SL3 CardSecurityLevel upgrade | Enables full-card migration to AES-only mode without infrastructure replacement - preserves investment in legacy readers |
| Transaction Timer & TMAC | Prevents Man-in-the-Middle attacks by bounding transaction duration and cryptographically binding all value/data blocks in one session |
| Random ID support | Complies with GDPR and similar privacy regulations by suppressing static UID during field presence - mitigates tracking risks |
| NXP Originality Signature | ECC-based asymmetric verification allows backend systems to authenticate genuine ICs using only public keys - no secret key exposure required |
| SectorSecurityLevel flexibility | Per-sector SL assignment (SL0/SL1/SL3/SL1SL3Mix) enables granular security partitioning - e.g., SL3 for payment zones, SL1 for access zones |
Applications
| Public Transportation | Access Management |
|---|---|
Use Scenario: Contactless fare collection at subway gates with offline balance validation and fast throughput. IC Role / Device Role / Timing Role: Secure storage and cryptographic processing of e-purse balances, transaction logs, and AES keys; handles ISO/IEC 14443-4 T=CL protocol stack. Use Value: Enables <100 ms tap-and-go latency with tamper-resistant balance updates and TMAC-verified transaction integrity across distributed gate readers. | Use Scenario: Multi-site corporate access system requiring role-based permissions and audit trails. IC Role / Device Role / Timing Role: Stores encrypted credential templates, biometric reference hashes, and time-based access rules; executes SL3 AES authentication per door controller. Use Value: Supports sector-wise SL3 enforcement for high-security zones while retaining SL1 compatibility for legacy doors - eliminates phased hardware refresh. |
| Event Ticketing | Micro-payment |
Use Scenario: NFC-enabled concert tickets with dynamic re-entry rights and counterfeit resistance. IC Role / Device Role / Timing Role: Hosts time-limited access tokens, revocation flags, and NXP Originality Signature for backend validation. Use Value: Prevents cloning via ECC signature verification and enables real-time ticket status updates using SL3 secure messaging over ISO/IEC 14443-4. | Use Scenario: Peer-to-peer vending machine payments with offline transaction settlement. IC Role / Device Role / Timing Role: Executes AES-secured value operations (increment/decrement/transfer) with anti-tearing protection on DaVaBlocks. Use Value: Guarantees atomic balance updates even if power is lost mid-transaction - eliminates double-spend risk in disconnected environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1P2201DUD/00 | 17 pF input capacitance; optimized for standard credit-card-sized formats with larger antennas | Limited to Class 1 antenna designs; unsuitable for key fobs/wristbands requiring 70 pF coupling | Select when deploying in traditional PVC cards with fixed antenna geometry and no space constraints. |
| MF1PH4201DUD/00 | 4 kB memory capacity; identical 70 pF input capacitance and SOT500-2 package | Supports extended credential storage (e.g., multi-application virtual cards, biometric templates) | Choose when future scalability beyond 2 kB is required - same mechanical fit and RF interface as MF1PH2201DUD/00Z. |
Compared with MF1P2201DUD/00, MF1PH2201DUD/00Z enables compact form factor integration via 70 pF antenna tuning, while MF1PH4201DUD/00 extends memory headroom within the same physical envelope - both retain identical security architecture, SL migration logic, and ISO/IEC 14443-4 command set.
Availability
MF1PH2201DUD/00Z is available at Aetrix Electronics and suitable for public transportation fare systems, physical access control deployments, and event ticketing infrastructure requiring stable component supply and long-term lifecycle assurance.
Supply support for MF1PH2201DUD/00Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in contactless IC design and Common Criteria certification.
The MIFARE Plus EV2 product line - including MF1PH2201DUD/00Z - was engineered to deliver bank-grade security in mainstream smart card applications while enabling seamless migration from MIFARE Classic infrastructure through backward-compatible SL1 operation and flexible SL3 upgrades.
FAQ
What security certifications does MF1PH2201DUD/00Z hold?
MF1PH2201DUD/00Z is certified to Common Criteria EAL5+ (AVA_VAN.5), confirming resistance against attackers with high attack potential. This certification aligns with security requirements for electronic passports and banking applications. The MF1PH2201DUD/00Z achieves this through hardware-accelerated AES-128, ECC-based originality verification, and tamper-resistant memory architecture - all validated under the CC evaluation.
How does MF1PH2201DUD/00Z support migration from legacy MIFARE Classic systems?
MF1PH2201DUD/00Z operates in SL1 mode with full MIFARE Classic EV1 backward compatibility, allowing existing readers to authenticate using CRYPTO1 while supporting optional AES authentication. Its sector-wise SL3 upgrade capability lets operators incrementally enhance security per application zone without replacing infrastructure - a core design goal of the MF1PH2201DUD/00Z platform.
What is the significance of the 70 pF input capacitance in MF1PH2201DUD/00Z?
The 70 pF input capacitance in MF1PH2201DUD/00Z is specifically tuned for compact antenna geometries used in key fobs, wristbands, and thin cards. Unlike the 17 pF variant (e.g., MF1P2201DUD/00), this higher capacitance ensures robust RF coupling and sufficient power harvesting from small coils - directly enabling reliable operation in space-constrained form factors where MF1PH2201DUD/00Z is deployed.
Can MF1PH2201DUD/00Z generate Random ID, and how is it configured?
Yes, MF1PH2201DUD/00Z supports ISO/IEC 14443-3 compliant Random ID to comply with privacy regulations. It is enabled via the MF_PersonalizeUIDUsage command after ISO/IEC 14443-3 activation - a one-time configuration that sets the UseRID byte in the FieldConfigurationBlock. Once activated, the MF1PH2201DUD/00Z transmits a pseudorandom identifier instead of its permanent 7-byte UID during field detection.
Does MF1PH2201DUD/00Z support ISO/IEC 7816-4 commands, and for what purpose?
Yes, MF1PH2201DUD/00Z supports ISO/IEC 7816-4 APDU wrapping for native commands after ISO/IEC 14443-4 activation, plus direct implementation of ISOSelect (INS A4h) and ISOExternalAuthenticate (INS 82h). These enable Virtual Card Architecture - allowing multiple logical applications (e.g., transit + loyalty + ID) to coexist securely on one MF1PH2201DUD/00Z, each selected and authenticated independently per ISO standards.
MF1PH2201DUD/00Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
MF1PH2201DUD/00Z FAQ
1.How can I place an order for MF1PH2201DUD/00Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1PH2201DUD/00Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1PH2201DUD/00Z reliable?
The price and inventory of MF1PH2201DUD/00Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1PH2201DUD/00Z is usually 5 days.
3.What payment methods are accepted for MF1PH2201DUD/00Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1PH2201DUD/00Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1PH2201DUD/00Z?
MF1PH2201DUD/00Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1PH2201DUD/00Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1PH2201DUD/00Z?
For technical support, including MF1PH2201DUD/00Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1PH2201DUD/00Z requirements.
6.How does Aetrix verify that MF1PH2201DUD/00Z is sourced from the original manufacturer or authorized distributors?
All MF1PH2201DUD/00Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1PH2201DUD/00Z meets industry standards.
7.What is the process for return or replacement of MF1PH2201DUD/00Z?
All MF1PH2201DUD/00Z units undergo pre-shipment inspection (PSI). If there is an issue with MF1PH2201DUD/00Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1PH2201DUD/00Z part is unused and in its original packaging.
Return procedure for MF1PH2201DUD/00Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1PH2201DUD/00Z Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
