NXP Semiconductors MF1PH2231DUD/00Z
- Part No.:
- MF1PH2231DUD/00Z
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
MF1PH2231DUD/00Z.pdf
- Description:
- MIFAREA PLUS EV2
- Quantity:
- Payment:

- Shipping:

Inventory:2,686
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1PH2231DUD/00Z from NXP Semiconductors is a contactless smart card IC compliant with ISO/IEC 14443-4 and ISO/IEC 7816-4 (SL3), featuring 2 kB non-volatile memory, 4-byte NUID, 70 pF input capacitance for compact form factors, and Common Criteria EAL5+ security certification. It serves as a secure authentication platform in transit ticketing, access control, and micro-payment systems requiring AES-128 cryptographic operations and sector-wise security upgrades.
For engineers reviewing the MF1PH2231DUD/00Z datasheet, MF1PH2231DUD/00Z pinout, MF1PH2231DUD/00Z application, or MF1PH2231DUD/00Z equivalent, this page delivers verified technical context, exact pin roles, real-world use cases, and validated alternative options - all grounded in NXP's Rev. 3.1 product short data sheet and official ordering information.
Technical Context
The MF1PH2231DUD/00Z implements dual-protocol activation: ISO/IEC 14443-3 for anti-collision and UID handling, and ISO/IEC 14443-4 (T=CL) for SL0/SL1/SL3 command execution including AES key updates, Read_Sig, and secure messaging. Its memory architecture comprises 32 sectors × 4 blocks (2 kB total), with sector trailers storing CRYPTO1 keys A/B and access bytes, plus dedicated configuration blocks for SL1 update restrictions and FieldConfiguration.
Security operation is segmented across three levels: SL0 enables personalization; SL1 supports MIFARE Classic EV1 backward compatibility with optional AES authentication and configurable DaVaBlock/SectorTrailer write restrictions; SL3 mandates AES-128 for all authentication and data integrity, enforces encrypted communication, and supports Transaction MAC and Transaction Timer to mitigate Man-in-the-Middle attacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 kB non-volatile EEPROM organized in 32 sectors of 4 blocks (16 bytes/block); enables seamless migration from MIFARE Classic 1K infrastructure. |
| UID type | 4-byte NUID (non-unique identifier); reduces privacy exposure in high-volume deployments while maintaining compatibility with legacy readers. |
| Input capacitance | 70 pF at 13.56 MHz; optimized for small-form-factor implementations like wristbands and key fobs without antenna redesign. |
| Security certification | Common Criteria EAL5+ (AVA_VAN.5); certified to same assurance level as e-passports and banking cards, validating resistance against high-potential attackers. |
| Communication protocol | Fully compliant with ISO/IEC 14443-4 (T=CL) and ISO/IEC 7816-4 SL3; supports APDU-wrapped native commands and Virtual Card Selection via ISOSelect/ISOExternalAuthenticate. |
| Write endurance | 200,000–1,000,000 cycles; ensures long-term reliability for high-frequency value-block operations in transit or loyalty applications. |
| Data retention | 25 years at 25 °C; guarantees persistent storage integrity over full product lifecycle in uncontrolled environmental conditions. |
Pinout & Package
SOT500-2 package: ultra-thin (120 µm) wafer-level chip-scale package designed for embedding into plastic cards, laminates, or flexible substrates. Two-terminal RF interface eliminates need for external matching components.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | RF input/output terminal for half-duplex inductive coupling; connects directly to one end of printed loop antenna or ferrite-core coil. |
| LB | Antenna coil connection B | RF input/output terminal completing resonant LC tank; forms 13.56 MHz carrier interface with LA - no bias or DC reference required. |
Key Features
| Feature | Design Value |
|---|---|
| SL3 CardSecurityLevel upgrade | Enables full-card migration to AES-only mode with mandatory encrypted communication and TMAC - no infrastructure overhaul needed. |
| SectorSecurityLevel flexibility | Allows individual sectors to operate at SL1, SL3, or SL1SL3Mix mode, supporting hybrid backend integration where legacy and modern services coexist. |
| Transaction Timer | Configurable timeout per transaction prevents prolonged field exposure during payment or access events, mitigating relay and MiTM attacks. |
| NXP Originality Signature | ECC-based asymmetric signature verifiable with public key; provides tamper-resistant proof of genuine NXP silicon without exposing secret keys. |
| Random ID support | Complies with GDPR and similar privacy regulations by suppressing static UID during discovery; real UID accessible only post-authentication. |
Applications
| Public Transportation | Access Management |
|---|---|
|
Use Scenario: Contactless fare collection in metro systems with offline validation and balance updates on entry/exit. IC Role / Device Role / Timing Role: Secure storage and cryptographic verification of electronic purse values and trip history using AES-encrypted value blocks. Use Value: Enables fast (<100 ms) tap-and-go transactions with anti-tearing protection for value writes and 25-year data retention for audit logs. |
Use Scenario: Multi-site corporate access system requiring role-based permissions and audit trail compliance. IC Role / Device Role / Timing Role: Authentication token storing encrypted credentials and time-bound session keys for door controllers and elevator systems. Use Value: SL3 mode ensures end-to-end encrypted channel between reader and MF1PH2231DUD/00Z, preventing credential cloning or replay attacks. |
| Event Ticketing | Micro-Payment |
|
Use Scenario: NFC-enabled concert tickets with dynamic validity windows and transfer restrictions. IC Role / Device Role / Timing Role: Tamper-resistant storage of event ID, seat number, and redemption timestamp; supports Random ID to prevent tracking. Use Value: ECC originality signature allows venue staff to verify genuineness offline using portable readers - no cloud dependency. |
Use Scenario: Peer-to-peer vending machine payments under €30 with no PIN entry or online authorization. IC Role / Device Role / Timing Role: Secure value block management with increment/decrement/transfer commands and Transaction MAC for end-of-day reconciliation. Use Value: SL1SL3Mix mode permits low-latency SL1 transactions for speed while enabling SL3 fallback for high-value top-ups or dispute resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1P2231DUD/00 | 17 pF input capacitance; requires larger antenna area or higher-Q coil design for same read range. | Better suited for standard credit-card-sized PVC cards where antenna space is not constrained. | Select MF1P2231DUD/00 when deploying in traditional card formats with full-size antennas and no form-factor constraints. |
| MF1PH4231DUD/00 | 4 kB memory (32 + 8 sectors); identical 70 pF input capacitance and NUID configuration. | Required for applications needing >2 kB user data - e.g., multi-application virtual cards with separate transit, loyalty, and ID partitions. | Choose MF1PH4231DUD/00 when future expansion beyond 2 kB or sectorized multi-service deployment is planned. |
Compared with MF1PH2231DUD/00Z, MF1P2231DUD/00 trades compact form factor support for broader antenna design tolerance, while MF1PH4231DUD/00 extends memory capacity without altering RF interface or security architecture - both retain identical UID, SL behavior, and CC EAL5+ certification.
Availability
MF1PH2231DUD/00Z is available at Aetrix Electronics and suitable for public transportation ticketing, physical access control, and micro-payment terminals requiring stable component supply, long-term lifecycle assurance, and certified security compliance.
Supply support for MF1PH2231DUD/00Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and identification markets.
The MF1PH2231DUD/00Z belongs to the MIFARE Plus EV2 product line, engineered to deliver bank-grade security (EAL5+) in mainstream contactless applications while enabling phased infrastructure upgrades from MIFARE Classic - targeting transit, access, and digital identity systems.
FAQ
What is the primary security certification level of the MF1PH2231DUD/00Z?
The MF1PH2231DUD/00Z holds Common Criteria EAL5+ certification (AVA_VAN.5), confirming resistance against attackers with high attack potential - the same assurance level required for electronic passports and financial smart cards. This certification covers the full IC stack including AES-128 implementation, memory protection, and side-channel mitigation, and applies directly to the MF1PH2231DUD/00Z as shipped in SOT500-2 wafer format.
Does the MF1PH2231DUD/00Z support Random ID, and how is it enabled?
Yes, the MF1PH2231DUD/00Z supports ISO/IEC 14443-3 compliant Random ID to comply with privacy regulations. It is enabled via configuration in the FieldConfigurationBlock using the UseRID byte; once set, the PICC transmits a pseudorandom identifier instead of the programmed 4-byte NUID during anti-collision. The real NUID remains readable only after successful authentication using ISOSelect and ISOExternalAuthenticate commands.
How does the MF1PH2231DUD/00Z differ from the MF1P2231DUD/00 in terms of RF interface?
The MF1PH2231DUD/00Z features 70 pF input capacitance, optimized for compact antennas in wristbands, key fobs, and thin cards, whereas the MF1P2231DUD/00 has 17 pF input capacitance and targets standard ISO/IEC 7816-1 ID-1 cards. This difference means MF1PH2231DUD/00Z achieves equivalent read range (~10 cm) with smaller coils or lower-inductance designs, reducing mechanical integration constraints without sacrificing performance.
Can the MF1PH2231DUD/00Z be upgraded from SL1 to SL3 after personalization?
Yes, the MF1PH2231DUD/00Z supports both CardSecurityLevel and SectorSecurityLevel upgrades. A full-card SL1-to-SL3 transition is performed using the SL switch command after authentication, locking all sectors into AES-only mode. Alternatively, individual sectors can be migrated to SL3 while others remain in SL1 - enabling SL1SL3Mix operation where legacy and modern backends coexist securely within one MF1PH2231DUD/00Z device.
What is the purpose of the Transaction MAC (TMAC) feature in the MF1PH2231DUD/00Z?
The Transaction MAC (TMAC) in the MF1PH2231DUD/00Z calculates a cryptographic checksum over the complete transaction - including value changes, timestamps, and command sequence - enabling clearing entities to verify data integrity and detect tampering. It operates in SL3 mode and is mandatory for payment applications requiring end-of-day reconciliation and fraud detection, ensuring that no unauthorized modification occurs between card and host system.
MF1PH2231DUD/00Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
MF1PH2231DUD/00Z FAQ
1.How can I place an order for MF1PH2231DUD/00Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1PH2231DUD/00Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1PH2231DUD/00Z reliable?
The price and inventory of MF1PH2231DUD/00Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1PH2231DUD/00Z is usually 5 days.
3.What payment methods are accepted for MF1PH2231DUD/00Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1PH2231DUD/00Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1PH2231DUD/00Z?
MF1PH2231DUD/00Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1PH2231DUD/00Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1PH2231DUD/00Z?
For technical support, including MF1PH2231DUD/00Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1PH2231DUD/00Z requirements.
6.How does Aetrix verify that MF1PH2231DUD/00Z is sourced from the original manufacturer or authorized distributors?
All MF1PH2231DUD/00Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1PH2231DUD/00Z meets industry standards.
7.What is the process for return or replacement of MF1PH2231DUD/00Z?
All MF1PH2231DUD/00Z units undergo pre-shipment inspection (PSI). If there is an issue with MF1PH2231DUD/00Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1PH2231DUD/00Z part is unused and in its original packaging.
Return procedure for MF1PH2231DUD/00Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1PH2231DUD/00Z Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
