NXP Semiconductors MF1S7000XDA4,118
- Part No.:
- MF1S7000XDA4,118
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- MOA4, Smart Card Module
- Datasheet:
-
MF1S7000XDA4,118.pdf
- Description:
- IC RFID TRANSP 13.56MHZ PLLMC
- Quantity:
- Payment:

- Shipping:

Inventory:2,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1S7000XDA4,118 from NXP Semiconductors is a contactless smart card IC compliant with ISO/IEC 14443 Type A, featuring 4 kB EEPROM organized in 40 sectors (32×4-block + 8×16-block), 13.56 MHz RF interface, 7-byte UID, and CRYPTO1-based three-pass authentication. It enables <100 ms ticketing transactions in public transport systems.
For engineers reviewing the MF1S7000XDA4,118 datasheet, MF1S7000XDA4,118 pinout, MF1S7000XDA4,118 application, or MF1S7000XDA4,118 equivalent, this page delivers verified technical context, sector-level memory access rules, antenna coupling requirements, UID handling modes, and real-world timing behavior for integration into secure access or transit fare systems.
Technical Context
The MF1S7000XDA4,118 implements a fully integrated RF interface per ISO/IEC 14443A, including modulator/demodulator, rectifier, clock regenerator, POR, and voltage regulator - requiring no external components beyond the antenna coil. Its digital control unit executes anticollision, authentication, and memory operations using on-chip CRYPTO1 cipher logic.
Memory is partitioned into 40 sectors with distinct access structures: first 32 sectors use 4-block layout (including sector trailer at block 3), last 8 use 16-block layout (trailer at block 15); each sector trailer holds two keys and programmable access bits governing read/write/increment/decrement permissions per block type.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Standard | ISO/IEC 14443 Type A - ensures interoperability with standard readers and defines frame structure, anticollision, and activation sequence. |
| Operating Frequency | 13.56 MHz - defines carrier frequency for energy harvesting and data exchange; requires matching antenna resonance. |
| Memory Capacity | 4096 bytes EEPROM - organized as 32 sectors × 4 blocks + 8 sectors × 16 blocks; each block = 16 bytes; supports value blocks with backup management. |
| Data Rate | 106 kbit/s - maximum bidirectional transfer rate under standard reader field conditions. |
| UID Format | 7-byte unique identifier - factory-programmed, used in cascade-level anticollision (CL1 + CL2) per ISO/IEC 14443-3. |
| Authentication | Mutual three-pass CRYPTO1 - enforces sector-level key A/B access control before any memory operation; communication encrypted after pass one. |
| Write Endurance | 100,000 cycles - guaranteed minimum erase/write cycles per EEPROM block at 22 °C. |
| Data Retention | 10 years - guaranteed data integrity without power at 22 °C ambient temperature. |
Pinout & Package
MF1S7000XDA4,118 is packaged in MOA4 plastic leadless module carrier (SOT500-2), designed for embedding into smart cards or proximity tags. It interfaces exclusively via an external antenna coil - no electrical pins connect to host logic.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna coil connection A | One terminal of integrated LC resonant circuit; connects directly to antenna coil leg A; no external bias or signal conditioning required. |
| LB | Antenna coil connection B | Second terminal of integrated LC resonant circuit; connects directly to antenna coil leg B; forms passive RF energy harvesting path with LA. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RF Interface | No external components needed - rectifier, regulator, clock recovery, and modulation/demodulation are self-contained for direct antenna coupling. |
| Sector-Based Access Control | Each of 40 sectors has independent key A/B and access bits - enables multi-application support (e.g., transit + access + loyalty) with isolated security domains. |
| Value Block Operations | Hardware-accelerated increment/decrement/transfer/restore - supports electronic purse functions with built-in error detection and triple-value storage format. |
| Anticollision Support | Full ISO/IEC 14443-3 cascade-level handling for 7-byte UID - allows simultaneous presence and deterministic selection of multiple cards in reader field. |
| Ticketing Transaction Time | <100 ms typical - includes full sequence: REQA/WUPA → anticollision → select → authenticate → read/write → halt - critical for high-throughput transit gates. |
Applications
| Public Transport Ticketing | Physical Access Control |
|---|---|
|
Use Scenario: Contactless fare payment at subway turnstiles or bus validators where sub-100 ms transaction time prevents passenger bottlenecks. IC Role / Device Role / Timing Role: Secure, ISO-compliant contactless smart card IC storing encrypted balance and trip history; handles full anticollision, authentication, and value decrement in single field exposure. Use Value: Enables throughput of >30 passengers/minute per gate by guaranteeing deterministic <100 ms transaction completion under multi-card field conditions. |
Use Scenario: Employee badge granting door access in corporate offices or secure facilities with role-based permissions. IC Role / Device Role / Timing Role: Identity token storing encrypted credentials and access tier; authenticated via sector-specific keys to prevent cloning or privilege escalation. Use Value: Supports hierarchical key management across departments - e.g., key A for facility-wide entry, key B for restricted lab zones - enforced at hardware level. |
| Electronic Toll Collection | School/Campus ID Cards |
|
Use Scenario: Vehicle-mounted transponder reading at highway toll plazas operating at vehicle speeds up to 60 km/h. IC Role / Device Role / Timing Role: Passive RFID IC powered by reader field; performs rapid sector authentication and balance update during brief 200–300 ms dwell time in antenna zone. Use Value: Achieves reliable read/write at operational distance up to 100 mm (reader-dependent) due to robust 16-bit CRC, parity, and bit coding integrity mechanisms. |
Use Scenario: Multi-function student ID enabling cafeteria payments, library checkouts, and dormitory access on single card. IC Role / Device Role / Timing Role: Partitioned memory IC with dedicated sectors for meal balance (value blocks), library records (read/write blocks), and access logs (encrypted write-only). Use Value: Eliminates need for separate cards by supporting concurrent applications with independent key sets and access conditions per sector. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1S7000XDA8,118 | Same die, identical 4 kB EEPROM and CRYPTO1 engine, but packaged in MOA8 (SOT500-4) with larger antenna footprint and different mechanical mounting. | Requires redesigned antenna layout and module carrier; suited for thicker cards or higher coupling efficiency needs. | Select MF1S7000XDA8,118 only when MOA4 form factor is mechanically constrained or antenna Q-factor must be increased. |
| MF1S50yyX series | 2 kB EEPROM (16 sectors), same RF interface and CRYPTO1, but reduced memory density and simplified sector layout. | Lower-cost alternative for single-application use cases like basic access control where 4 kB is unnecessary. | Choose MF1S50yyX if budget sensitivity outweighs need for multi-application partitioning or extended log storage capacity. |
Compared with MF1S7000XDA4,118, MF1S7000XDA8,118 offers identical functionality in a physically larger module demanding antenna redesign, while MF1S50yyX reduces memory and sector count - trading flexibility for cost in single-role deployments.
Availability
MF1S7000XDA4,118 is available at Aetrix Electronics and suitable for public transport ticketing, physical access control, and electronic toll collection requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MF1S7000XDA4,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and identification markets, with core expertise in RFID, NFC, and trusted execution environments.
The MF1S7000XDA4,118 belongs to the MIFARE Classic 4K product line, engineered specifically for cost-sensitive, high-volume contactless smart card applications demanding proven security, fast transaction times, and seamless ISO/IEC 14443A interoperability.
FAQ
What is the exact memory organization of MF1S7000XDA4,118?
The MF1S7000XDA4,118 contains 4096 bytes of EEPROM organized into 40 sectors: sectors 0–31 each contain 4 blocks (64 bytes), and sectors 32–39 each contain 16 blocks (256 bytes). Each block holds 16 bytes. Sector trailers (block 3 for first 32 sectors, block 15 for last 8) store keys and access conditions. The MF1S7000XDA4,118 uses 7-byte UID stored in block 0 of sector 0.
Does MF1S7000XDA4,118 support both Key A and Key B authentication?
Yes, MF1S7000XDA4,118 supports mutual three-pass authentication using either Key A or Key B per sector, as defined in the sector trailer's access bits. Key A is mandatory; Key B is optional and may be configured as readable or non-readable depending on access condition settings. The MF1S7000XDA4,118 enforces these permissions at hardware level before permitting any memory operation.
What antenna design considerations apply to MF1S7000XDA4,118?
MF1S7000XDA4,118 requires a tuned 13.56 MHz antenna coil connected directly between LA and LB pins. No external capacitors or matching networks are needed - the IC integrates internal capacitance (14.9–19.0 pF) and voltage regulation. Antenna geometry determines operating distance (up to 100 mm) and coupling efficiency; reference designs in NXP AN11005 specify optimal loop size, turns, and PCB layout for MOA4 modules.
How does MF1S7000XDA4,118 handle multiple cards in the reader field?
MF1S7000XDA4,118 implements ISO/IEC 14443-3 compliant anticollision using cascade-level protocols: CL1 identifies cards with first 4 bytes of 7-byte UID, then CL2 resolves remaining 3 bytes. This ensures deterministic selection of individual cards without interference. The MF1S7000XDA4,118 guarantees correct transaction sequencing even with >5 cards present simultaneously in the field.
Is MF1S7000XDA4,118 compatible with ISO/IEC 14443-4 or higher-layer protocols?
No, MF1S7000XDA4,118 is strictly ISO/IEC 14443 Type A Level 2 (physical and data link layers only) and does not implement ISO/IEC 14443-4 T=CL protocol stack or higher-layer command sets. It operates exclusively with MIFARE Classic commands (e.g., 60h auth, 30h read, A0h write) and requires readers supporting native MIFARE Classic mode - not generic ISO/IEC 14443-4 APDU exchanges.
MF1S7000XDA4,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- MIFARE®
- Package/Case:
- MOA4, Smart Card Module
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, MIFARE
- Interface:
- UART
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLLMC
MF1S7000XDA4,118 FAQ
1.How can I place an order for MF1S7000XDA4,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1S7000XDA4,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1S7000XDA4,118 reliable?
The price and inventory of MF1S7000XDA4,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1S7000XDA4,118 is usually 5 days.
3.What payment methods are accepted for MF1S7000XDA4,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1S7000XDA4,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1S7000XDA4,118?
MF1S7000XDA4,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1S7000XDA4,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1S7000XDA4,118?
For technical support, including MF1S7000XDA4,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1S7000XDA4,118 requirements.
6.How does Aetrix verify that MF1S7000XDA4,118 is sourced from the original manufacturer or authorized distributors?
All MF1S7000XDA4,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1S7000XDA4,118 meets industry standards.
7.What is the process for return or replacement of MF1S7000XDA4,118?
All MF1S7000XDA4,118 units undergo pre-shipment inspection (PSI). If there is an issue with MF1S7000XDA4,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1S7000XDA4,118 part is unused and in its original packaging.
Return procedure for MF1S7000XDA4,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1S7000XDA4,118 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

