NXP Semiconductors MF1SPLUS6001DUD/03
- Part No.:
- MF1SPLUS6001DUD/03
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- MOA4, Smart Card Module
- Datasheet:
-
MF1SPLUS6001DUD/03.pdf
- Description:
- IC RFID TRANSP 13.56MHZ PLLMC
- Quantity:
- Payment:

- Shipping:

Inventory:1,538
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MF1SPLUS6001DUD/03 from NXP Semiconductors is a contactless smart card IC in the MIFARE Plus S family, designed for secure migration from MIFARE Classic 1K/4K infrastructure. It features 2 kB EEPROM, 7-byte UID, AES-128 authentication and integrity protection, and operates at 13.56 MHz per ISO/IEC 14443 Type A. It supports security levels 0–3 and enables backward-compatible deployment in public transport and access control systems.
For engineers reviewing the MF1SPLUS6001DUD/03 datasheet, MF1SPLUS6001DUD/03 pinout, MF1SPLUS6001DUD/03 application, or MF1SPLUS6001DUD/03 equivalent, key selection criteria include UID length (7-byte), EEPROM size (2 kB), security level support (0/1/3), AES-128 cryptographic capability, and wafer-level packaging for module integration.
Technical Context
The MF1SPLUS6001DUD/03 implements a dual-crypto architecture supporting both legacy CRYPTO1 (for MIFARE Classic compatibility in Security Level 1) and AES-128 (mandatory in Security Level 3). Its memory is organized into 32 sectors × 4 blocks (2 kB total), with sector trailers storing access bits and keys. The chip integrates a true random number generator and on-chip AES co-processor for secure session key derivation and MAC generation.
It operates exclusively via contactless RF interface (no physical pins), compliant with ISO/IEC 14443-3A for anticollision and ISO/IEC 14443-4 (T=CL) in Security Level 3. Communication speed reaches up to 848 kbit/s, and anti-tearing protection ensures atomic AES key updates even during field interruption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| EEPROM Size | 2 kB - Fixed memory structure identical to MIFARE Classic 4K layout (32 sectors × 4 blocks), enabling drop-in replacement in existing sector-based applications. |
| UID Format | 7-byte UID - Globally unique identifier programmed and write-protected at production; required for high-security system identification and anti-cloning. |
| Cryptographic Engine | AES-128 - Used for mutual authentication, data encryption, and MAC generation in Security Level 3; replaces CRYPTO1 in upgraded deployments. |
| RF Interface | ISO/IEC 14443 Type A - Fully compliant with 13.56 MHz carrier, including REQA/WUPA, anticollision, and HALT; supports both legacy and T=CL protocols. |
| Write Endurance | 200,000 cycles (typ.) - Guaranteed EEPROM reliability for high-frequency transaction environments like electronic toll collection or parking validation. |
| Data Retention | 10 years - Minimum non-volatile data retention at 22 °C ambient, ensuring long-term validity of stored credentials and keys. |
| Security Certification | Common Criteria EAL4+ - Independently validated assurance level confirming robust resistance against logical and physical attacks. |
Pinout & Package
MF1SPLUS6001DUD/03 is supplied as a bare die in FFC (Film Frame Carrier) format: 8-inch wafer, sawn, 120 µm thickness, with electronic fail-die marking per SECS-II. It has no physical pins or terminals - RF coupling is achieved solely through integrated antenna coil connections (LA/LB) when assembled into a module or inlay.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA / LB | Antenna coil interface | Differential RF input/output nodes for inductive coupling to reader field; requires external matching network and antenna tuning for optimal 13.56 MHz operation. |
Key Features
| Feature | Design Value |
|---|---|
| Multi-sector authentication | Single AES authentication grants access across multiple sectors secured with identical keys - reduces transaction latency in multi-zone access systems. |
| Anti-tearing for AES keys | Hardware-enforced atomic update of AES keys and sector trailers in Security Level 3 - prevents corruption during power loss or field removal. |
| Virtual Card Support | Enables UID retrieval and PCD capability negotiation via Virtual Card Support Last command - facilitates secure credential management in multi-application cards. |
| Originality function | AES-based authentication using manufacturer-provisioned originality key - verifies genuine NXP silicon to prevent counterfeiting in critical infrastructure. |
| Configurable access conditions | Per-sector access bits define read/write permissions for keys A/B and data blocks - allows fine-grained privilege control without firmware changes. |
Applications
| Public Transportation | Access Management |
|---|---|
Use Scenario: Tap-and-go fare payment and zone validation in metro/bus systems with legacy MIFARE Classic backend. IC Role / Device Role / Timing Role: Secure credential storage and AES-authenticated transaction engine operating at 848 kbit/s for sub-100 ms response time. Use Value: Enables phased migration from MIFARE Classic 1K to AES-secured infrastructure without replacing readers or backend systems. |
Use Scenario: Employee badge granting tiered physical access to office floors, labs, and server rooms. IC Role / Device Role / Timing Role: Tamper-resistant identity token with sector-level access control and anti-cloning protection via 7-byte UID and originality check. Use Value: Prevents unauthorized duplication while maintaining compatibility with installed MIFARE Classic middleware and access controllers. |
| Electronic Toll Collection | Loyalty Programs |
Use Scenario: High-speed vehicle identification and account deduction at highway gantries with intermittent RF exposure. IC Role / Device Role / Timing Role: Reliable 200,000-cycle EEPROM endurance and anti-tearing AES key writes ensure consistent balance updates under dynamic field conditions. Use Value: Eliminates transaction failure due to partial writes during fast lane transit, improving toll system uptime and auditability. |
Use Scenario: Multi-merchant loyalty card storing points, coupons, and redemption history across retail partners. IC Role / Device Role / Timing Role: Sector-isolated data storage with configurable access bits enables merchant-specific key management and secure value block operations. Use Value: Supports concurrent, independent credential management by multiple issuers on a single physical card without cross-contamination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless smart card IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1SPLUS6011DUD/03 | Same 2 kB EEPROM and Security Level support, but uses 4-byte UID instead of 7-byte UID. | Suitable for cost-sensitive, lower-security deployments where global uniqueness is not required. | Select when system design tolerates non-unique identifiers and prioritizes supply chain commonality over anti-cloning assurance. |
| MF1SPLUS6001DA4/03 | Identical electrical and functional specs, but packaged in SOT500-2 PLLMC tape format (not wafer). | Intended for module manufacturers requiring pre-mounted, tested die on carrier tape for automated assembly. | Choose for volume module production with pick-and-place integration, avoiding wafer-level handling and bonding complexity. |
Compared with MF1SPLUS6001DUD/03, MF1SPLUS6011DUD/03 trades UID uniqueness for broader compatibility with legacy 4-byte UID systems, while MF1SPLUS6001DA4/03 delivers identical functionality in a surface-mount-ready package - both preserve full MIFARE Plus S security and memory behavior but address distinct manufacturing and system-level requirements.
Availability
MF1SPLUS6001DUD/03 is available at Aetrix Electronics and suitable for public transportation, access management, and electronic toll collection requiring stable component supply, long-term lifecycle support, and traceable sourcing of NXP-certified secure ICs.
Supply support for MF1SPLUS6001DUD/03 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in contactless ICs and embedded security.
The MF1SPLUS6001DUD/03 belongs to the MIFARE Plus S product line, engineered specifically to enable seamless, standards-compliant migration from MIFARE Classic systems to AES-128 security without infrastructure overhaul.
FAQ
What is the primary security upgrade path enabled by MF1SPLUS6001DUD/03?
The MF1SPLUS6001DUD/03 enables migration from CRYPTO1-based MIFARE Classic 1K/4K systems to AES-128 security through three configurable security levels. In Security Level 1, it maintains full backward compatibility; in Security Level 3, it mandates AES authentication, encrypted commands, and MAC-protected responses - all verified via Common Criteria EAL4+ certification. This staged approach lets operators upgrade security incrementally without replacing readers or backend software.
Does MF1SPLUS6001DUD/03 support both 4-byte and 7-byte UIDs?
No - MF1SPLUS6001DUD/03 is specifically configured with a 7-byte UID, which is globally unique and write-protected at production. The 4-byte UID variant is MF1SPLUS6011DUD/03, and the 4-byte NUID version is MF1SPLUS6031DUD/03. UID length is fixed per orderable part number and cannot be changed post-manufacture.
How does the anti-tearing mechanism work in MF1SPLUS6001DUD/03?
The MF1SPLUS6001DUD/03 implements hardware-level anti-tearing for AES key and sector trailer updates in Security Level 3. During a write operation, the PICC ensures atomicity by validating internal state before and after field interruption. If power or RF field is lost mid-write, the EEPROM remains in a defined, recoverable state - preventing partial key corruption that could lock the device or compromise security.
Can MF1SPLUS6001DUD/03 be used in ISO/IEC 14443-4 (T=CL) mode only?
Yes - in Security Level 3, MF1SPLUS6001DUD/03 operates exclusively via ISO/IEC 14443-4 (T=CL) protocol with mandatory AES authentication and MAC-secured commands. Backward compatibility protocol (used in Levels 0 and 1) is disabled in Level 3. This enforces strict cryptographic integrity but requires reader firmware support for T=CL stack and RATS/PPS handshaking.
What is the memory organization of MF1SPLUS6001DUD/03?
The MF1SPLUS6001DUD/03 contains 2 kB of EEPROM organized into 32 sectors, each with 4 blocks of 16 bytes (512 bytes per sector). Sector 0 includes the manufacturer block (block 0), and all sectors contain trailer blocks with access bits and keys. This layout mirrors MIFARE Classic 4K's sector/block structure - ensuring direct software compatibility for existing personalization tools and middleware.
MF1SPLUS6001DUD/03 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- MIFARE PLUS™
- Package/Case:
- MOA4, Smart Card Module
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLLMC
MF1SPLUS6001DUD/03 FAQ
1.How can I place an order for MF1SPLUS6001DUD/03 through Aetrix?
Please submit a Request for Quotation (RFQ) for MF1SPLUS6001DUD/03 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MF1SPLUS6001DUD/03 reliable?
The price and inventory of MF1SPLUS6001DUD/03 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MF1SPLUS6001DUD/03 is usually 5 days.
3.What payment methods are accepted for MF1SPLUS6001DUD/03?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MF1SPLUS6001DUD/03 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MF1SPLUS6001DUD/03?
MF1SPLUS6001DUD/03 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MF1SPLUS6001DUD/03 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MF1SPLUS6001DUD/03?
For technical support, including MF1SPLUS6001DUD/03 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MF1SPLUS6001DUD/03 requirements.
6.How does Aetrix verify that MF1SPLUS6001DUD/03 is sourced from the original manufacturer or authorized distributors?
All MF1SPLUS6001DUD/03 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MF1SPLUS6001DUD/03 meets industry standards.
7.What is the process for return or replacement of MF1SPLUS6001DUD/03?
All MF1SPLUS6001DUD/03 units undergo pre-shipment inspection (PSI). If there is an issue with MF1SPLUS6001DUD/03, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MF1SPLUS6001DUD/03 part is unused and in its original packaging.
Return procedure for MF1SPLUS6001DUD/03:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MF1SPLUS6001DUD/03 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
