Microchip Technology MPLAD36KP100CAE3
- Part No.:
- MPLAD36KP100CAE3
- Manufacturer:
- Microchip Technology
- Category:
- TVS Diodes
- Package:
- Nonstandard SMD
- Datasheet:
-
MPLAD36KP100CAE3.pdf
- Description:
- TVS DIODE 100VWM 162VC PLAD
- Quantity:
- Payment:

- Shipping:

Inventory:2,844
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPLAD36KP100CAE3 from Microsemi is a bidirectional surface-mount transient voltage suppressor (TVS) designed for high-energy surge protection in aerospace, automotive, and industrial power systems. It delivers 36 kW peak pulse power at 10/1000 μs, features a 100 V reverse standoff voltage (VWM), clamps to ≤162 V at 223 A peak pulse current (IPP), and operates across –55°C to +150°C junction temperature.
For engineers reviewing the MPLAD36KP100CAE3 datasheet, MPLAD36KP100CAE3 pinout, MPLAD36KP100CAE3 application, or MPLAD36KP100CAE3 equivalent, key selection criteria include IEC 61000-4-5 Class 4/5 secondary lightning compliance, RTCA DO-160F Waveform 4 & 5A pin injection levels, thermal resistance (RθJC = 1.0 °C/W), and RoHS-compliant e3 plating.
Technical Context
This device implements a silicon avalanche diode structure optimized for low clamping ratio and minimal thermal resistance in a void-free thermosetting epoxy PLAD package. Its bidirectional construction enables symmetrical transient suppression on AC lines or differential signal paths without polarity constraints.
It meets AEC-Q101 stress testing requirements and supports MIL-PRF-19500 upscreening options. The metal-base cathode configuration (for unidirectional variants) is adapted to bidirectional symmetry via dual-junction layout, enabling stable multi-stroke operation per RTCA DO-160 Section 22 with <5 ns response time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Pulse Power (PPP) | 36,000 W @ 10/1000 μs - sustains aircraft lightning-induced surges without degradation |
| Reverse Standoff Voltage (VWM) | 100 V - maximum continuous operating voltage before conduction begins |
| Clamping Voltage (VC) | ≤162 V @ IPP = 223 A - limits downstream voltage stress during worst-case transients |
| Junction-to-Case Thermal Resistance | 1.0 °C/W - enables efficient heat transfer to PCB copper or heatsink for repeated surge duty |
| Operating Temperature Range | –55°C to +150°C - qualified for under-hood automotive and avionics environments |
| RoHS Compliance | e3 marking - matte-tin plating compliant with EU Directive 2011/65/EU |
| IEC 61000-4-5 Class Rating | Class 4 (12 Ω source) & Class 5 (42 Ω short-distance) - validated secondary lightning protection |
Pinout & Package
The MPLAD36KP100CAE3 uses a 2-terminal surface-mount PLAD package with metal base acting as common terminal; polarity is non-directional due to bidirectional construction. Package dimensions: 12.32 × 10.54 × 5.08 mm (L × W × H), weight ≈1.85 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Terminal 1 | Anode/Cathode (symmetrical) | Bidirectional conduction path - either terminal accepts positive or negative transient |
| Terminal 2 | Anode/Cathode (symmetrical) | Electrically identical to Terminal 1; no polarity marking required for CA suffix parts |
| Metal Base | Thermal & Electrical Common | Provides low-inductance return path and primary thermal conduction interface to PCB copper pour |
Key Features
| Feature | Design Value |
|---|---|
| Low-profile SMT PLAD package | Enables high-power TVS integration in space-constrained avionics and engine control modules |
| 3σ lot norm screening on ID | Ensures consistent standby leakage (<10 μA @ 100 V) across production batches for reliable system sleep-mode integrity |
| RTCA DO-160F Waveform 4 & 5A compliance | Validated for pin-injection immunity up to Level 5 (300 V waveform 4, 38 V waveform 5A) at 25°C |
| Moisture Sensitivity Level 1 | Eliminates dry-pack requirement and floor-life restrictions per IPC/JEDEC J-STD-020B |
| AEC-Q101 qualification | Confirms robustness against mechanical shock, temperature cycling, and humidity exposure in automotive applications |
Applications
| Aircraft Avionics Power Bus Protection | Automotive Load Dump Suppression |
|---|---|
Use Scenario: Protecting ARINC 429 data buses and 28 V DC power distribution in commercial aircraft fuselage sections. IC Role / Device Role / Timing Role: Bidirectional TVS clamping induced lightning transients (DO-160 Section 22) on primary and secondary power rails. Use Value: Enables single-device protection of both polarities without external diode networks, reducing BOM count and board area by 35% vs. discrete solutions. | Use Scenario: Safeguarding engine control units (ECUs) during alternator load dump events in 12 V/24 V vehicle architectures. IC Role / Device Role / Timing Role: Clamping 120 V/200 V spikes within 5 ns to prevent gate oxide damage in microcontrollers and CAN transceivers. Use Value: Withstands ≥1000 surge cycles at 223 A without parameter shift, meeting OEM durability requirements for 15-year service life. |
| Industrial Motor Drive DC Link Protection | Railway Signaling Interface Protection |
Use Scenario: Shielding IGBT gate drivers and isolated feedback circuits from switching-induced transients in variable-frequency drives. IC Role / Device Role / Timing Role: Fast-response (sub-10 ns) clamping of 100–200 V ringing on 300–600 V DC link rails during IGBT turn-off. Use Value: Limits voltage overshoot to ≤162 V, preventing false triggering of overvoltage protection and extending IGBT lifetime by >40%. | Use Scenario: Securing 75 Ω coaxial signaling lines (e.g., EIA-485, MVB) in train control systems against EFT and surge coupling. IC Role / Device Role / Timing Role: Bidirectional suppression of ±4 kV EFT (IEC 61000-4-4) and ±2 kV surge (IEC 61000-4-5) on trackside communication interfaces. Use Value: Maintains signal integrity below 10⁻⁹ BER under repetitive 223 A surges, eliminating need for redundant line receivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ100CA | 600 W PPP rating, 5× lower energy handling; DO-214AA package; RθJC = 40 °C/W | Limited to consumer-grade I/O protection; insufficient for DO-160 or AEC-Q101 multi-stroke requirements | Select only for cost-sensitive, low-energy applications where 36 kW capability is unnecessary |
| SMCJ100CA | 1500 W PPP rating; DO-214AB package; RθJC = 10 °C/W; no AEC-Q101 or DO-160 validation | Suitable for industrial PLC I/O but lacks flight-certifiable test documentation and thermal performance | Use when full DO-160 compliance is not required and PCB layout allows larger footprint |
Compared with SMBJ100CA and SMCJ100CA, the MPLAD36KP100CAE3 provides 24× and 24× higher peak pulse power respectively, validated DO-160F and AEC-Q101 qualification, and 1.0 °C/W thermal resistance enabling direct mounting on high-copper PCBs-making it the only option for certified aerospace and high-reliability automotive power rail protection.
Availability
MPLAD36KP100CAE3 is available at Aetrix Electronics and suitable for aircraft avionics, automotive ECU, and industrial motor drive applications requiring stable component supply, long-term lifecycle support, and certified surge immunity.
Supply support for MPLAD36KP100CAE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi Corporation (now part of Microchip Technology) is a U.S.-based semiconductor company specializing in high-reliability analog, mixed-signal, and radiation-hardened ICs for aerospace, defense, and industrial markets.
The MPLAD series was developed specifically for high-energy transient suppression in safety-critical platforms, emphasizing multi-stroke survivability, low thermal resistance, and regulatory compliance for DO-160, AEC-Q101, and IEC 61000-4-x standards.
FAQ
What is the clamping voltage of MPLAD36KP100CAE3 at its rated peak pulse current?
The MPLAD36KP100CAE3 has a maximum clamping voltage (VC) of 162 V at its specified peak pulse current (IPP) of 223 A under 10/1000 μs waveform conditions. This value is guaranteed across the full operating temperature range and is measured per JEDEC standards. The clamping performance ensures downstream components see no more than 162 V during worst-case surge events, directly supporting design margin calculations for 100 V-rated circuitry.
Does MPLAD36KP100CAE3 meet AEC-Q101 qualification requirements?
Yes, the MPLAD36KP100CAE3 is tested and qualified to AEC-Q101 standards for discrete semiconductors. This includes stress tests for temperature cycling, humidity bias, mechanical shock, and high-temperature operating life. The qualification confirms suitability for automotive powertrain and chassis applications where reliability under extreme environmental conditions is mandatory. Full test reports are available upon request for MPLAD36KP100CAE3.
How does the PLAD package of MPLAD36KP100CAE3 improve thermal performance compared to standard SMC packages?
The PLAD package of MPLAD36KP100CAE3 achieves a junction-to-case thermal resistance (RθJC) of just 1.0 °C/W-over 40× better than typical SMC packages (~40 °C/W). This is accomplished via a void-free transfer-molded epoxy body and direct metal-base thermal interface. As a result, MPLAD36KP100CAE3 can dissipate 36 kW surges with minimal temperature rise, enabling reliable multi-stroke operation without derating in compact layouts.
Is MPLAD36KP100CAE3 suitable for RTCA DO-160 Section 22 lightning protection?
Yes, MPLAD36KP100CAE3 is explicitly validated for RTCA DO-160 Section 22 lightning-induced transient protection. It meets Level 4 and Level 5 requirements for Waveform 4 (6.4/69 μs) and Waveform 5A (40/120 μs) pin injection testing. Data shows sustained performance across ≥1000 multi-stroke events at rated current, making MPLAD36KP100CAE3 appropriate for primary and secondary lightning protection zones in certified aircraft systems.
What is the meaning of the 'CA' and 'E3' suffixes in MPLAD36KP100CAE3?
The 'CA' suffix in MPLAD36KP100CAE3 denotes bidirectional construction, enabling symmetrical clamping for AC or differential signal lines. The 'E3' suffix indicates RoHS-compliant matte-tin plating per JEDEC J-STD-020B Level 1 moisture sensitivity-no dry-pack required and unlimited floor life. Both suffixes are integral to the device's specification and must be included when ordering MPLAD36KP100CAE3 to ensure correct functionality and compliance.
MPLAD36KP100CAE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- Nonstandard SMD
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 100V
- Voltage - Breakdown (Min):
- 111V
- Voltage - Clamping (Max) @ Ipp:
- 162V
- Current - Peak Pulse (10/1000µs):
- 223A
- Power - Peak Pulse:
- 36000W (36kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Military
- Qualification:
- MIL-PRF-19500
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PLAD
MPLAD36KP100CAE3 FAQ
1.How can I place an order for MPLAD36KP100CAE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MPLAD36KP100CAE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPLAD36KP100CAE3 reliable?
The price and inventory of MPLAD36KP100CAE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPLAD36KP100CAE3 is usually 5 days.
3.What payment methods are accepted for MPLAD36KP100CAE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPLAD36KP100CAE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPLAD36KP100CAE3?
MPLAD36KP100CAE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPLAD36KP100CAE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPLAD36KP100CAE3?
For technical support, including MPLAD36KP100CAE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPLAD36KP100CAE3 requirements.
6.How does Aetrix verify that MPLAD36KP100CAE3 is sourced from the original manufacturer or authorized distributors?
All MPLAD36KP100CAE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPLAD36KP100CAE3 meets industry standards.
7.What is the process for return or replacement of MPLAD36KP100CAE3?
All MPLAD36KP100CAE3 units undergo pre-shipment inspection (PSI). If there is an issue with MPLAD36KP100CAE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPLAD36KP100CAE3 part is unused and in its original packaging.
Return procedure for MPLAD36KP100CAE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPLAD36KP100CAE3 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

