NXP Semiconductors NT2H1311G0DUDV
- Part No.:
- NT2H1311G0DUDV
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- Die
- Datasheet:
-
NT2H1311G0DUDV.pdf
- Description:
- NFC FORUM TYPE 2 TAG COMPLIANT I
- Quantity:
- Payment:

- Shipping:

Inventory:1,622
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NT2H1311G0DUDV from NXP Semiconductors is an NFC Forum Type 2 Tag compliant contactless IC designed for mass-market smart labeling and authentication applications. It delivers 144 bytes of user memory, 50 pF input capacitance, 13.56 MHz operating frequency, and full ISO/IEC 14443 Type A compliance - enabling integration into compact labels, business cards, and electronic shelf tags.
For engineers reviewing the NT2H1311G0DUDV datasheet, NT2H1311G0DUDV pinout, NT2H1311G0DUDV application, or NT2H1311G0DUDV equivalent, this page provides verified technical context, memory architecture details, security features (7-byte UID, ECC originality signature, password protection), and real-world deployment constraints for NFC tag design and production.
Technical Context
The NT2H1311G0DUDV implements a complete ISO/IEC 14443 Type A RF interface with integrated rectifier, clock regenerator, and power-on reset - requiring no external components beyond an antenna coil. Its digital control unit handles anticollision, command interpretation (READ, FAST_READ, PWD_AUTH, GET_VERSION), and EEPROM access with tearing-proof write operations.
Memory organization comprises 45 pages × 4 bytes = 180 bytes total EEPROM, with 144 bytes user-programmable (pages 04h–27h), 4-byte capability container (page 03h), static lock bytes (page 02h), and manufacturer data (pages 00h–01h + byte 0 of 02h). Locking supports per-page read-only protection for first 16 pages and double-page granularity above.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| User memory | 144 bytes (36 pages) - sufficient for NDEF records like URLs, text, or small configuration payloads in smart labels and companion tags. |
| Operating frequency | 13.56 MHz - ensures interoperability with all NFC Forum–compliant readers and smartphones. |
| Input capacitance | 50 pF - enables compact antenna designs and stable operation in ultrathin inlays (e.g., 75 µm wafer thickness). |
| Data rate | 106 kbit/s - standard Type A transfer speed; supports fast read of full NDEF message with single FAST_READ command. |
| EEPROM endurance | 100,000 write cycles - suitable for field-programmable use cases such as dynamic coupon updates or device pairing logs. |
| Data retention | 10 years - guarantees long-term reliability in consumer-facing applications like product authentication and shelf labels. |
| Security features | 7-byte UID, ECC-based originality signature, 32-bit password protection, and one-time programmable capability container - prevent cloning and unauthorized memory modification. |
Pinout & Package
NT2H1311G0DUDV is supplied as a bare die in FFC Bump format (8-inch wafer, 120 µm thickness, Au bumps) and interfaces exclusively via two antenna terminals - LA and LB - with no conventional package pins or active I/O signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LA | Antenna connection terminal A | Direct RF coupling point to one end of printed or etched loop antenna; forms resonant LC tank with on-die capacitance. |
| LB | Antenna connection terminal B | Second RF coupling point completing antenna interface; symmetric layout enables balanced impedance matching for optimal power harvesting. |
Key Features
| Feature | Design Value |
|---|---|
| FAST_READ command | Reads entire NDEF message in one transaction - reduces reader polling time and improves throughput in high-volume label encoding lines. |
| True anticollision | Supports simultaneous presence of multiple NTAG21x devices in field - enables reliable batch scanning in retail inventory or event credentialing. |
| UID ASCII mirror | Automatically serializes NDEF messages with unique 7-byte UID - eliminates need for host-side serialization logic in mass-deployment scenarios. |
| NFC counter with ASCII mirror | Increments on each read command and auto-injects count into NDEF payload - enables usage tracking without external microcontroller. |
| Field-programmable locking | Per-page (first 16 pages) and double-page (remaining) locking - allows selective memory protection while preserving flexibility for multi-application segmentation. |
Applications
| Smart Advertisement | Product Authentication |
|---|---|
Use Scenario: NFC-enabled posters or magazine inserts trigger smartphone actions (URL launch, video playback, social media follow). IC Role / Device Role / Timing Role: Passive NFC tag IC providing standardized NDEF message storage and secure UID-based content binding. Use Value: Enables low-cost, battery-free engagement with zero infrastructure - leverages existing smartphone NFC hardware without app installation. |
Use Scenario: Embedded in luxury goods, pharmaceutical packaging, or electronics to verify authenticity at point-of-sale or consumer scan. IC Role / Device Role / Timing Role: Tamper-resistant identity anchor with ECC originality signature and one-time programmable capability container. Use Value: Prevents counterfeiting by cryptographically binding UID to manufacturer-signed signature - validated directly by NFC-enabled verification apps. |
| Electronic Shelf Labels | Mobile Companion Tags |
Use Scenario: Dynamic price and promotion updates on retail shelves via NFC-enabled handheld programmer or fixed reader. IC Role / Device Role / Timing Role: Read/write memory node storing localized pricing, stock status, and campaign metadata in compact inlay form factor. Use Value: Eliminates battery and wireless radio requirements - uses ambient RF energy for updates, reducing BOM cost and maintenance overhead. |
Use Scenario: Sticker or card attached to Bluetooth/Wi-Fi peripherals (speakers, headphones, IoT hubs) to initiate pairing and configuration. IC Role / Device Role / Timing Role: NDEF-compliant data carrier delivering SSID, credentials, and device-specific setup instructions to smartphones. Use Value: Reduces manual entry errors and accelerates onboarding - enables tap-to-connect UX without proprietary apps or QR code dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC tag IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NT2H1311G0DUF | Same NTAG213 core, but delivered on 8-inch wafer with 75 µm thickness instead of 120 µm - lower profile enables thinner inlays. | Better suited for ultrathin applications (e.g., gaming cards, magazine inserts) where mechanical clearance is constrained. | Select NT2H1311G0DUF when antenna substrate thickness < 100 µm is required; otherwise NT2H1311G0DUDV offers higher mechanical robustness during lamination. |
| NT2H1311G0DA8 | Same NTAG213 functionality, but packaged in MOA8 (SOT500-4) plastic leadless module with tape-and-reel delivery - includes pre-mounted antenna interface pads. | Designed for surface-mount assembly on PCBs or rigid carriers, not direct inlay bonding; requires different antenna integration method. | Choose NT2H1311G0DA8 for automated SMT production of embedded NFC modules; NT2H1311G0DUDV remains optimal for flexible label and foil-based inlays. |
Compared with NT2H1311G0DUF and NT2H1311G0DA8, NT2H1311G0DUDV balances mechanical durability (120 µm wafer) and inlay compatibility - making it the preferred choice for industrial-grade NFC labels requiring consistent performance across diverse lamination processes and substrate types.
Availability
NT2H1311G0DUDV is available at Aetrix Electronics and suitable for smart advertisement, product authentication, and electronic shelf label applications requiring stable component supply, long-lifecycle support, and traceable sourcing for global OEM programs.
Supply support for NT2H1311G0DUDV includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions, with deep expertise in RFID, NFC, and secure element technologies used across automotive, industrial, and consumer markets.
The NTAG21x family - including NT2H1311G0DUDV - was engineered specifically for high-volume, cost-sensitive NFC tagging applications, emphasizing small-footprint antenna compatibility, production-line efficiency (FAST_READ), and built-in security for brand protection and user engagement.
FAQ
What is the exact memory structure of NT2H1311G0DUDV?
NT2H1311G0DUDV contains 180 bytes of total EEPROM organized in 45 pages of 4 bytes each. Of these, 144 bytes (pages 04h–27h) are user-programmable read/write memory; 4 bytes (page 03h) form the pre-programmed capability container; 26 bytes (pages 00h–01h and byte 0 of 02h) hold the 7-byte UID and check bytes; remaining space accommodates static/dynamic lock bits and configuration data. NT2H1311G0DUDV does not include user-accessible ROM or volatile RAM.
Does NT2H1311G0DUDV support password protection and how is it implemented?
Yes, NT2H1311G0DUDV supports 32-bit password protection to restrict memory writes. Password verification is triggered via the PWD_AUTH command and grants temporary access to password-protected pages in the AUTHENTICATED state. The password itself is stored in dedicated EEPROM locations (pages 29h–2Ah for NTAG213), and failed attempts can be limited via configurable counters. NT2H1311G0DUDV enforces irreversible locking after successful authentication unless reconfigured through authorized host commands.
How does the FAST_READ command improve system performance in NT2H1311G0DUDV?
The FAST_READ command in NT2H1311G0DUDV allows reading up to 128 bytes in a single RF transaction - significantly reducing communication overhead compared to standard READ (4 bytes per frame). This accelerates NDEF message retrieval in production environments, enabling faster label encoding throughput and improved user experience during smartphone scans. NT2H1311G0DUDV's implementation requires no host-side buffering and operates within standard NFC Forum Type 2 timing constraints.
Can NT2H1311G0DUDV be used without an external antenna, and what are the antenna design constraints?
No, NT2H1311G0DUDV requires an external antenna connected across LA and LB terminals to operate - it has no internal antenna or alternative power source. Antenna design must form a resonant LC circuit tuned to 13.56 MHz, with typical inductance values between 0.8 µH and 2.5 µH depending on geometry and substrate. NXP provides reference layouts and simulation guidelines (e.g., AN11759); NT2H1311G0DUDV's 50 pF input capacitance simplifies matching for compact, low-profile inlays.
What security mechanisms prevent cloning of NT2H1311G0DUDV-based tags?
NT2H1311G0DUDV incorporates three hardware-enforced security layers: (1) factory-programmed 7-byte UID with ISO/IEC 14443-3-compliant BCC bytes, (2) ECC-based originality signature stored in protected memory and readable via READ_SIG command, and (3) one-time programmable capability container bits that bind tag behavior to certified configurations. These features collectively ensure cryptographic uniqueness and tamper evidence - making NT2H1311G0DUDV unsuitable for replication in counterfeit supply chains.
NT2H1311G0DUDV Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- Mifare, NFC
- Interface:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -25°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
NT2H1311G0DUDV FAQ
1.How can I place an order for NT2H1311G0DUDV through Aetrix?
Please submit a Request for Quotation (RFQ) for NT2H1311G0DUDV on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NT2H1311G0DUDV reliable?
The price and inventory of NT2H1311G0DUDV are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NT2H1311G0DUDV is usually 5 days.
3.What payment methods are accepted for NT2H1311G0DUDV?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NT2H1311G0DUDV transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NT2H1311G0DUDV?
NT2H1311G0DUDV orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NT2H1311G0DUDV order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NT2H1311G0DUDV?
For technical support, including NT2H1311G0DUDV datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NT2H1311G0DUDV requirements.
6.How does Aetrix verify that NT2H1311G0DUDV is sourced from the original manufacturer or authorized distributors?
All NT2H1311G0DUDV products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NT2H1311G0DUDV meets industry standards.
7.What is the process for return or replacement of NT2H1311G0DUDV?
All NT2H1311G0DUDV units undergo pre-shipment inspection (PSI). If there is an issue with NT2H1311G0DUDV, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NT2H1311G0DUDV part is unused and in its original packaging.
Return procedure for NT2H1311G0DUDV:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NT2H1311G0DUDV Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
