Nexperia USA Inc. NUP1301U,115
- Part No.:
- NUP1301U,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-70, SOT-323
- Datasheet:
-
NUP1301U,115.pdf
- Description:
- TVS DIODE 80VWM 20VC SOT323
- Quantity:
- Payment:

- Shipping:

Inventory:16,068
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP1301U from Nexperia is an ultra-low-capacitance ESD protection array in SOT323 (SC-70) package, designed for rail-to-rail protection of a single high-speed signal line. It delivers 0.6 pF typical diode capacitance, 30 kV IEC 61000-4-2 contact discharge rating, and clamps transients to ≤20 V at 11 A surge current - enabling robust protection for I²C-bus, analog audio, and antenna power supply interfaces without signal integrity degradation.
For engineers reviewing the NUP1301U datasheet, NUP1301U pinout, NUP1301U application, or NUP1301U equivalent, this device is selected specifically for high-frequency data line protection where sub-1 pF capacitance, fast clamping response, and rail-to-rail bidirectional transient suppression are mandatory - especially in space-constrained portable and audio systems.
Technical Context
The NUP1301U implements a three-terminal rail-to-rail ESD protection topology: Pin 3 (I/O) connects to the protected line, while Pins 1 (GND) and 2 (VCC) provide low-impedance return paths to ground and supply rails respectively. During an ESD event, conduction occurs through internal diodes to either rail, leveraging forward voltage drop (~0.715 V at 1 mA) and low dynamic resistance to limit clamping voltage.
Its architecture supports bidirectional transient suppression per IEC 61000-4-2 and IEC 61000-4-5 (8/20 µs), with verified 11 A peak pulse current handling and 220 W peak pulse power dissipation. Thermal resistance is 625 K/W junction-to-ambient (FR4 PCB, single-sided copper), confirming suitability for low-power, thermally constrained layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 80 V repetitive peak reverse voltage - ensures safe operation across common 3.3 V and 5 V I/O rails with margin. |
| Cd | 0.6 pF typical diode capacitance at 1 MHz, 0 V - preserves signal integrity on high-speed lines like I²C and audio interfaces. |
| VCL | ≤20 V clamping voltage at 11 A (8/20 µs) - limits transient overvoltage to levels compatible with 3.3 V logic and analog front-ends. |
| ESD Rating | 30 kV contact discharge per IEC 61000-4-2 Level 4 - exceeds industrial immunity requirements for handheld and connector-exposed designs. |
| IPPM | 11 A rated peak pulse current - handles surge events per IEC 61000-4-5 without degradation under defined test conditions. |
| VF | 715 mV forward voltage at 1 mA - enables low-threshold clamping onset for early transient diversion before downstream IC damage. |
Pinout & Package
SOT323 (SC-70) plastic surface-mount package: 3-lead, 1.3 mm pitch, 2.0 × 1.25 × 0.95 mm body. Designed for reflow soldering with standard footprint per Figure 10 (Nexperia doc).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Low-impedance ESD return path to system ground; must be connected directly to solid ground plane near connector. |
| 2 | VCC | Supply rail connection for positive-side clamping; ties to local VCC with minimal trace inductance. |
| 3 | I/O | Protected signal line input/output; placed as close as possible to the interface connector to minimize unprotected trace length. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail bidirectional clamping | Enables full-swing signal protection without DC biasing - critical for I²C, analog audio, and unidirectional high-speed lines. |
| 0.6 pF typical capacitance | Minimizes signal distortion and timing skew on lines operating up to 100+ MHz, such as video and Class-D amplifier feedback paths. |
| 30 kV ESD immunity | Meets highest IEC 61000-4-2 Level 4 requirement - suitable for consumer-facing ports and handheld device interfaces. |
| 20 V clamping at 11 A | Provides predictable voltage limiting during surge events, protecting downstream 3.3 V microcontrollers and ADC inputs. |
| SOT323 footprint compatibility | Supports automated placement and reflow on dense PCBs; matches industry-standard SC-70 land patterns for design reuse. |
Applications
| Telecommunication Networks | Video Line Protection |
|---|---|
Use Scenario: Protecting Ethernet PHY differential pairs and USB 2.0 D+/D− lines in small-form-factor access points and VoIP handsets. IC Role / Device Role / Timing Role: ESD transient suppressor placed at board edge, providing rail-to-rail clamping without loading high-speed signals. Use Value: 0.6 pF capacitance prevents signal rise-time degradation, maintaining eye diagram integrity at 480 Mbps USB speeds. |
Use Scenario: Shielding HDMI or MIPI D-PHY data lanes in portable displays and camera modules from connector ESD. IC Role / Device Role / Timing Role: Single-line ESD clamp on each differential pair, mounted adjacent to the connector to minimize stub length. Use Value: Sub-1 pF loading avoids jitter accumulation and maintains >1 Gbps data rate compliance in high-resolution video links. |
| Microcontroller Protection | I²C-Bus Protection |
Use Scenario: Safeguarding GPIO, reset, and debug pins of ARM Cortex-M microcontrollers in industrial sensor nodes. IC Role / Device Role / Timing Role: Per-pin ESD guard on exposed MCU pins, routed with short traces to minimize inductance in the clamping path. Use Value: 30 kV contact discharge rating ensures reliability in field-deployed equipment subject to frequent human handling. |
Use Scenario: Protecting SDA/SCL lines in smart battery packs, wearables, and IoT node peripherals operating at 400 kHz–1 MHz. IC Role / Device Role / Timing Role: Rail-to-rail clamp on bidirectional open-drain bus, preserving pull-up functionality and voltage thresholds. Use Value: Low forward voltage (715 mV @ 1 mA) ensures clamping activates before bus voltage exceeds 0.8 V, preventing false logic states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z3.3T5G (ON Semiconductor) | 0.65 pF capacitance, 3.3 V working voltage, unidirectional configuration (GND–I/O only) | Lacks VCC terminal - cannot provide rail-to-rail clamping; requires external TVS or capacitor for positive rail coupling | Select when only ground-referenced protection is needed and supply rail clamping is handled elsewhere. |
| TPD2E001DRYR (Texas Instruments) | 1.0 pF capacitance, dual-channel, 5 V working voltage, integrated 0 Ω resistors for I²C pull-up isolation | Higher capacitance reduces bandwidth margin; dual-channel layout increases PCB area vs. single-line NUP1301U | Prefer for multi-line I²C protection where board space allows and 1.0 pF is acceptable for <1 MHz operation. |
Compared with ESD5Z3.3T5G and TPD2E001DRYR, the NUP1301U uniquely provides true rail-to-rail clamping in a single-channel, sub-1 pF package - making it optimal for isolated high-speed lines where minimal capacitive loading and bidirectional transient routing are essential.
Availability
NUP1301U is available at Aetrix Electronics and suitable for telecommunication networks, video line protection, and microcontroller interface protection requiring stable component supply and consistent ESD performance across production batches.
Supply support for NUP1301U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions - headquartered in Nijmegen, Netherlands, with manufacturing in Asia and Europe.
The NUP1301U belongs to Nexperia's ultra-low-capacitance ESD protection portfolio, engineered specifically for high-speed digital and analog signal lines where signal fidelity and compact form factor are critical design constraints.
FAQ
What is the maximum recommended trace length between NUP1301U and the protected connector?
For effective ESD suppression, the trace from the protected I/O pin (Pin 3) to the connector should not exceed 3 mm. Longer traces increase inductance, raising clamping voltage during fast transients. Ground and VCC connections must also be kept short (<5 mm) with direct vias to inner ground planes to minimize loop area and ensure low-impedance return paths.
Can NUP1301U protect both 3.3 V and 5 V I/O rails simultaneously?
Yes - its 80 V VRRM and rail-to-rail architecture allow use on either 3.3 V or 5 V systems. When placed on a 5 V rail, VCC (Pin 2) connects to 5 V and GND (Pin 1) to system ground; clamping occurs between I/O and whichever rail is closer in voltage during a transient, ensuring protection across both logic families without redesign.
Does NUP1301U require external components for basic ESD protection?
No external components are required for fundamental ESD protection. The device operates as a standalone rail-to-rail clamp. However, for surge-level IEC 61000-4-5 compliance beyond 11 A, a series impedance (e.g., 1–10 Ω resistor) may be added to limit peak current into the device - though this adds propagation delay and is typically avoided in high-speed signal paths.
How does thermal performance affect long-term reliability in continuous operation?
NUP1301U has no DC power dissipation in normal operation (reverse leakage <100 nA at 80 V), so self-heating is negligible. Its 625 K/W junction-to-ambient thermal resistance applies only during transient events. With proper PCB layout (solid ground plane, minimum copper area), junction temperature remains well below 150 °C even after repeated 11 A surges, ensuring >100,000-event lifetime per JEDEC standards.
NUP1301U,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-70, SOT-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 80V (Max)
- Voltage - Breakdown (Min):
- 100V
- Voltage - Clamping (Max) @ Ipp:
- 20V
- Current - Peak Pulse (10/1000µs):
- 11A (8/20µs)
- Power - Peak Pulse:
- 220W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 0.6pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-323
NUP1301U,115 FAQ
1.How can I place an order for NUP1301U,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP1301U,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP1301U,115 reliable?
The price and inventory of NUP1301U,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP1301U,115 is usually 5 days.
3.What payment methods are accepted for NUP1301U,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP1301U,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP1301U,115?
NUP1301U,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP1301U,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP1301U,115?
For technical support, including NUP1301U,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP1301U,115 requirements.
6.How does Aetrix verify that NUP1301U,115 is sourced from the original manufacturer or authorized distributors?
All NUP1301U,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP1301U,115 meets industry standards.
7.What is the process for return or replacement of NUP1301U,115?
All NUP1301U,115 units undergo pre-shipment inspection (PSI). If there is an issue with NUP1301U,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP1301U,115 part is unused and in its original packaging.
Return procedure for NUP1301U,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP1301U,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
