My Inquiry
My Account
onsemi NUP2114UCMR6T1G
- Part No.:
- NUP2114UCMR6T1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
NUP2114UCMR6T1G.pdf
- Description:
- TVS DIODE 5VWM 10VC 6TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP2114UCMR6T1G from onsemi is a unidirectional ESD protection diode array in TSOP-6 package, designed for high-speed data line protection with 5.0 V working peak reverse voltage, 0.8 pF typical junction capacitance, and IEC 61000-4-2 Level 4 (±15 kV air/±13 kV contact) compliance - deployed in USB 2.0, HDMI, and DVI interfaces.
For engineers reviewing the NUP2114UCMR6T1G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage at 5 A (9.0 V), low leakage (<1.0 µA at 5 V), AEC-Q101 qualification status, and TSOP-6 pin mapping for layout-integrated ESD hardening.
Technical Context
The NUP2114UCMR6T1G implements a unidirectional dual-channel ESD clamp architecture with independent I/O-to-GND paths, optimized for signal integrity preservation in bidirectional high-speed links. Its 0.5 pF inter-I/O capacitance minimizes crosstalk, while the 9.0 V clamping voltage at 5 A ensures sub-threshold protection of 3.3 V logic receivers.
It operates across −40 °C to +125 °C junction temperature and supports 8×20 µs surge pulses up to 12 A peak. The device meets IEC 61000-4-2 Level 4 and exceeds HBM Class 3B (16 kV) and MM Class C (400 V), with UL 94 V−0 flammability rating for system-level safety compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Peak Reverse Voltage | 5.0 V - matches standard 3.3 V I/O rail with 1.7 V margin before conduction |
| Junction Capacitance (I/O–GND) | 0.8 pF @ 0 V, 1 MHz - preserves signal integrity up to 480 Mbps USB 2.0 eye diagram |
| Clamping Voltage @ 5 A | 9.0 V - limits transient overvoltage below 3.3 V receiver absolute maximum rating (12 V) |
| ESD Rating (IEC 61000-4-2) | ±15 kV air / ±13 kV contact - satisfies Level 4 immunity for consumer and industrial end equipment |
| Reverse Leakage Current | <1.0 µA @ 5 V - avoids DC loading on high-impedance data lines and reduces standby power loss |
| Operating Junction Temp | −40 °C to +125 °C - enables deployment in automotive cabin and industrial edge computing environments |
Pinout & Package
TSOP-6 package (Case 318G), 3.00 mm × 1.50 mm × 0.90 mm body, 0.95 mm pitch, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O (Channel A) | Protected high-speed data line input/output (e.g., USB D+) |
| 2 | VN (GND) | Common cathode reference node - must be low-inductance connection to system ground plane |
| 3 | NC | No internal connection - left floating or tied to GND per layout best practice |
| 4 | I/O (Channel B) | Protected high-speed data line input/output (e.g., USB D−) |
| 5 | VP (VCC) | Optional positive rail tie - used only in specific bias configurations; typically left open or grounded |
| 6 | NC | No internal connection - left floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.8 pF typical I/O–GND - maintains <1% signal rise-time degradation on 480 Mbps USB 2.0 traces |
| Low clamping voltage | 9.0 V @ 5 A - ensures protected ICs remain within safe operating area during ESD transients |
| AEC-Q101 qualified | Validated for automotive electronics - supports under-hood and infotainment module deployment |
| IEC 61000-4-2 Level 4 certified | ±15 kV air / ±13 kV contact - eliminates need for external test rework in CE/FCC-certified designs |
| Pb-free, Halogen-free, RoHS compliant | Meets IPC-J-STD-609 Category 1 material declaration - simplifies global supply chain compliance reporting |
Applications
| USB 2.0 Interface Protection | HDMI/DVI Data Lane Protection |
|---|---|
|
Use Scenario: Protecting differential D+/D− lines in portable USB host/peripheral devices against user-handling ESD events. IC Role / Device Role / Timing Role: Unidirectional ESD clamp placed directly at connector, shunting transients to GND before reaching PHY IC. Use Value: Prevents latch-up and gate oxide damage in USB transceivers while maintaining 480 Mbps eye margin via 0.8 pF capacitance. |
Use Scenario: Safeguarding TMDS clock and data channels in flat-panel display interfaces exposed to frequent cable insertion/removal. IC Role / Device Role / Timing Role: Dual-channel ESD suppressor mounted adjacent to HDMI/DVI receptacle, referenced to local digital ground. Use Value: Enables robust ±15 kV air discharge immunity without degrading 165 MHz TMDS signal integrity or increasing jitter. |
| Notebook Computer I/O Ports | Gigabit Ethernet PHY Protection |
|
Use Scenario: Hardening USB, HDMI, and audio jack interfaces on thin-client notebooks subjected to field ESD stress. IC Role / Device Role / Timing Role: Discrete ESD array replacing less effective polymer-based TVS, integrated into compact PCB footprint. Use Value: Reduces board area by 40% vs. discrete diodes and eliminates post-assembly ESD failure escapes in production burn-in. |
Use Scenario: Protecting MDI differential pairs in 1000BASE-T Ethernet PHYs from installation-induced ESD in enterprise switch ports. IC Role / Device Role / Timing Role: Low-capacitance clamp on transformer-coupled pairs, preserving return loss >20 dB up to 125 MHz. Use Value: Maintains IEEE 802.3ab compliance while achieving >99.9% first-pass yield in automated ESD stress testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.8 pF, 5.5 V VRWM, 12 V VC @ 5 A, SOT-553 package (5-pin) | Lacks AEC-Q101 qualification; rated for commercial temp range only (−40 °C to +85 °C) | Preferred for cost-sensitive consumer electronics where automotive qualification is unnecessary |
| SZ1.5SMC5.0AT3G | 5.0 V VBR, 100 pF capacitance, DO-214AB package, 1500 W peak power | High capacitance incompatible with USB/HDMI; suited for DC power rail protection only | Select only for 5 V supply-line surge suppression - not a signal-line replacement |
Compared with TPD2E001DRYR and SZ1.5SMC5.0AT3G, the NUP2114UCMR6T1G uniquely combines automotive-grade reliability (AEC-Q101), ultra-low 0.8 pF capacitance, and dual-channel TSOP-6 layout efficiency - making it the sole option for space-constrained, high-speed, automotive-qualified ESD protection.
Availability
NUP2114UCMR6T1G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI/DVI data lane hardening, and notebook computer I/O port ESD mitigation requiring stable component supply across automotive, industrial, and consumer design cycles.
Supply support for NUP2114UCMR6T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NUP2114UCMR6T1G belongs to onsemi's ESD Protection Diode family, engineered specifically for high-speed serial interface hardening - balancing ultra-low capacitance, fast response, and system-level IEC/UL compliance.
FAQ
What is the primary function of the NUP2114UCMR6T1G in circuit design?
The NUP2114UCMR6T1G serves as a unidirectional ESD protection diode array that clamps transient voltages on high-speed data lines to safe levels. It protects sensitive downstream ICs like USB transceivers and HDMI PHYs by diverting ESD current to ground while maintaining signal integrity through its 0.8 pF capacitance. The NUP2114UCMR6T1G is placed directly at connectors to intercept surges before they propagate into the system.
Does the NUP2114UCMR6T1G support bidirectional signal lines such as USB D+ and D−?
Yes - the NUP2114UCMR6T1G provides dual unidirectional channels (Pins 1 & 4 to Pin 2) that protect both polarities of differential pairs like USB D+ and D−. Each channel conducts only when its I/O voltage exceeds VP (Pin 5) or falls below VN (Pin 2), enabling proper clamping during both positive and negative ESD events without distorting the bidirectional data waveform. This behavior is confirmed in the device's electrical characteristics table and pin configuration diagram.
Is the NUP2114UCMR6T1G qualified for automotive applications?
Yes, the NUP2114UCMR6T1G is AEC-Q101 qualified and PPAP capable, as explicitly stated in the datasheet's Features section and Ordering Information table. This qualification validates its reliability under automotive temperature cycling, mechanical shock, and humidity testing - making it suitable for infotainment, ADAS camera links, and telematics modules where ESD robustness and long-term operation at 125 °C junction temperature are required.
How does the clamping voltage of the NUP2114UCMR6T1G compare to competing ESD diodes at 5 A?
The NUP2114UCMR6T1G delivers a clamping voltage of 9.0 V at 5 A (8×20 µs pulse), which is among the lowest in its class for 5 V-rated devices. This value is 1.5–2.0 V lower than typical alternatives like the PESD5V0S1BA (10.5 V) and significantly tighter than general-purpose TVS diodes (>15 V). That 9.0 V clamping ensures protected 3.3 V logic remains safely below its 12 V absolute maximum rating during ESD events - a critical margin verified in onsemi's Application Note AND8307/D.
Can the NC pins (3 and 6) on the NUP2114UCMR6T1G be left floating in PCB layout?
Yes - Pins 3 and 6 are internally unconnected and may be left floating per the datasheet's PIN CONNECTIONS diagram and mechanical outline documentation. However, best practice recommends tying them to ground via short traces to minimize stub inductance and reduce potential antenna effects in high-frequency layouts. This approach improves EMC performance without affecting the NUP2114UCMR6T1G's ESD clamping behavior or electrical specs.
NUP2114UCMR6T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.5V
- Voltage - Clamping (Max) @ Ipp:
- 10V (Typ)
- Current - Peak Pulse (10/1000µs):
- 8A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.8pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
NUP2114UCMR6T1G FAQ
1.How can I place an order for NUP2114UCMR6T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP2114UCMR6T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP2114UCMR6T1G reliable?
The price and inventory of NUP2114UCMR6T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP2114UCMR6T1G is usually 5 days.
3.What payment methods are accepted for NUP2114UCMR6T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP2114UCMR6T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP2114UCMR6T1G?
NUP2114UCMR6T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP2114UCMR6T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP2114UCMR6T1G?
For technical support, including NUP2114UCMR6T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP2114UCMR6T1G requirements.
6.How does Aetrix verify that NUP2114UCMR6T1G is sourced from the original manufacturer or authorized distributors?
All NUP2114UCMR6T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP2114UCMR6T1G meets industry standards.
7.What is the process for return or replacement of NUP2114UCMR6T1G?
All NUP2114UCMR6T1G units undergo pre-shipment inspection (PSI). If there is an issue with NUP2114UCMR6T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP2114UCMR6T1G part is unused and in its original packaging.
Return procedure for NUP2114UCMR6T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP2114UCMR6T1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
