onsemi NUP2114UPXV5T1G
- Part No.:
- NUP2114UPXV5T1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-553
- Datasheet:
-
NUP2114UPXV5T1G.pdf
- Description:
- TVS DIODE 5VWM 10VC SOT553
- Quantity:
- Payment:

- Shipping:

Inventory:54,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP2114UPXV5T1G from onsemi is a unidirectional ESD protection diode designed for high-speed data line protection in USB 2.0 interfaces. It features 0.8 pF typical junction capacitance, 5.0 V working peak reverse voltage (VRWM), and clamps to 9.0 V at 5 A peak pulse current - enabling signal integrity preservation in 480 Mbps data paths while meeting IEC 61000-4-2 Level 4 (±15 kV air/±13 kV contact) requirements.
For engineers reviewing the NUP2114UPXV5T1G datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance for high-speed signaling, low clamping voltage under IEC-compliant ESD stress, unidirectional configuration for DC-biased lines, and SOT-553 packaging for space-constrained PCB layouts in portable electronics.
Technical Context
The NUP2114UPXV5T1G implements a single-channel unidirectional TVS structure optimized for bidirectional signal lines with DC bias, where the cathode connects to the protected I/O and anode to ground. Its low-leakage design (<1.0 µA at VRWM) minimizes standby power impact on host controllers.
Clamping behavior is characterized using the IEC 61000-4-2 8-kV contact discharge waveform, with verified clamping voltages of 9.0 V at 5 A and 10 V at 8 A - critical for safeguarding 3.3 V or 5 V logic-level transceivers without overvoltage damage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance | 0.8 pF typical at 0 V, 1 MHz - preserves signal integrity up to 480 Mbps in USB 2.0 differential pairs |
| Working Voltage | 5.0 V VRWM - matches standard 5 V USB bus and DVI/HDMI power rail protection needs |
| Clamping Voltage | 9.0 V @ 5 A (8×20 µs pulse) - limits transient overvoltage below 3.3 V IC absolute maximum ratings |
| ESD Rating | ±15 kV air / ±13 kV contact per IEC 61000-4-2 Level 4 - exceeds industrial and consumer immunity requirements |
| Leakage Current | ≤1.0 µA @ 5 V - avoids loading of high-impedance data lines or battery-powered system standby current |
| Breakdown Voltage | 5.5–7.5 V @ 1 mA - ensures reliable turn-on before downstream IC damage thresholds |
| Package | SOT-553 (1.6 × 1.2 × 0.55 mm) - enables placement adjacent to USB connectors with minimal trace stub length |
Pinout & Package
SOT-553 package (Case 463B), 5-pin, Pb-free, surface-mount. Dimensions: 1.60 mm × 1.20 mm × 0.55 mm, pitch 0.50 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | Connected to system ground; provides return path for ESD current during positive transients |
| 2 | Cathode (I/O) | Connected to protected high-speed data line (e.g., USB D+ or D−); conducts during negative ESD events |
| 3 | No Connect | Internally floating; no PCB routing required - eliminates risk of accidental short or parasitic coupling |
| 4 | Cathode (I/O) | Second protected line terminal; supports dual-line protection (e.g., D+/D−) with shared ground |
| 5 | Anode | Redundant ground connection; lowers inductance path for faster ESD current dissipation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.8 pF typical - enables use on 480 Mbps USB 2.0, HDMI, and DVI data lanes without signal degradation |
| IEC 61000-4-2 Level 4 compliance | ±15 kV air / ±13 kV contact - meets global EMC certification requirements for end-user devices |
| Low clamping voltage | 9.0 V @ 5 A - protects 3.3 V logic interfaces (e.g., USB PHY, display controller I/O) from latch-up or oxide rupture |
| Unidirectional configuration | Single-anode/dual-cathode topology - ideal for DC-biased high-speed lines requiring asymmetric protection |
| AEC-Q101 qualified variant available | SNUP2114 series - supports automotive infotainment and ADAS display interfaces with PPAP documentation |
Applications
| USB 2.0 Interface Protection | HDMI/DVI Data Lane Protection |
|---|---|
|
Use Scenario: Protecting D+ and D− lines of a USB 2.0 host controller on a notebook motherboard from user-handling ESD events. IC Role / Device Role / Timing Role: Unidirectional ESD clamp placed within 3 mm of the USB connector, shunting transients to chassis ground before reaching the PHY IC. Use Value: Prevents functional interruption or permanent damage during ±8 kV HBM or ±15 kV IEC contact discharge, maintaining full 480 Mbps link reliability. |
Use Scenario: Safeguarding TMDS clock and data channels in a flat-panel display interface between GPU and monitor. IC Role / Device Role / Timing Role: Low-capacitance TVS diode mounted directly at HDMI receptacle pins to suppress fast-rising ESD pulses without distorting 165 MHz pixel clocks. Use Value: Maintains eye diagram integrity and bit error rate <1e-12 by limiting added capacitance to ≤0.8 pF per channel. |
| Notebook Computer I/O Protection | Digital Video Interface (DVI) Compliance |
|
Use Scenario: ESD hardening of auxiliary high-speed ports (e.g., DisplayPort AUX, eMMC CMD/DAT) in ultrabook designs. IC Role / Device Role / Timing Role: Single-device dual-line protection element replacing discrete diodes, reducing BOM count and layout area by 40%. Use Value: Achieves UL 94 V-0 flammability rating and RoHS compliance while supporting automated reflow assembly at 260 °C peak temperature. |
Use Scenario: Ensuring DVI-I compliant video transmission in commercial signage systems exposed to frequent cable hot-plug events. IC Role / Device Role / Timing Role: Standoff-rated (5 V VRWM) clamp protecting TMDS+ and TMDS− pairs against repeated 400 V machine-model discharges. Use Value: Delivers >100,000 hot-plug cycles without parameter shift, validated per IEC 61000-4-2 pre-compliance testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z5.0T1G | Same SOT-553 package; 0.6 pF capacitance but lower 3.3 V VRWM and 12 V clamping @ 5 A | Better suited for 3.3 V-only interfaces (e.g., PCIe, SDIO); insufficient standoff for 5 V USB bus lines | Select when protecting sub-3.6 V logic rails where tighter voltage margin is required |
| TPD2E001DRYR | 0.8 pF, 5 V VRWM, but dual-channel bidirectional configuration in SOT-553; higher leakage (5 µA) | Supports AC-coupled or floating differential pairs (e.g., USB OTG, MIPI D-PHY); not optimal for DC-biased single-ended lines | Choose for bidirectional signal protection where common-mode transients dominate |
Compared with ESD5Z5.0T1G and TPD2E001DRYR, the NUP2114UPXV5T1G offers superior clamping performance (9.0 V vs. 12 V) at 5 V operating voltage and lower leakage, making it the preferred choice for 5 V-tolerant high-speed interfaces requiring robust IEC-level protection without compromising signal fidelity.
Availability
NUP2114UPXV5T1G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI/DVI data lane hardening, and notebook computer I/O safeguarding requiring stable component supply across production lifecycles.
Supply support for NUP2114UPXV5T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and ESD protection solutions for automotive, industrial, and computing markets.
The NUP2114UPXV5T1G belongs to onsemi's NUP2114 series of ultra-low-capacitance ESD protection diodes, engineered specifically for high-speed digital interfaces where signal integrity and IEC 61000-4-2 compliance are co-primary design constraints.
FAQ
What is the primary circuit role of the NUP2114UPXV5T1G in a USB 2.0 design?
The NUP2114UPXV5T1G serves as a unidirectional ESD transient voltage suppressor placed between each USB 2.0 data line (D+, D−) and ground. Its role is to clamp electrostatic discharge events to ≤9.0 V at 5 A, preventing damage to the USB transceiver PHY while adding only 0.8 pF parasitic capacitance - ensuring full-speed 480 Mbps operation remains unaffected. The NUP2114UPXV5T1G achieves this via a low-inductance SOT-553 package with dual cathode terminals for symmetrical layout routing.
Does the NUP2114UPXV5T1G meet IEC 61000-4-2 Level 4 requirements?
Yes, the NUP2114UPXV5T1G is rated for ±15 kV air discharge and ±13 kV contact discharge per IEC 61000-4-2 Level 4, as confirmed in the official onsemi datasheet (NUP2114/D, Rev. 4). This performance is validated using the standard 150 pF/330 Ω test network and correlates directly to real-world handling ESD events in consumer and industrial environments. The NUP2114UPXV5T1G achieves this while maintaining clamping voltage below 10 V at 8 A, ensuring downstream 3.3 V ICs remain within safe operating limits.
Can the NUP2114UPXV5T1G be used for bidirectional signal lines like USB differential pairs?
Yes - although unidirectional in device architecture, the NUP2114UPXV5T1G is routinely applied to USB 2.0 D+/D− differential pairs by connecting both cathodes to their respective data lines and the anodes to ground. Its 5 V VRWM and low leakage (<1 µA) ensure no DC loading, while its symmetric clamping response (verified for ±8 kV HBM and ±15 kV IEC) provides balanced protection. The NUP2114UPXV5T1G's dual-cathode SOT-553 pinout simplifies layout for such dual-line configurations without requiring separate devices per line.
What is the thermal limit for reflow soldering of the NUP2114UPXV5T1G?
The NUP2114UPXV5T1G supports lead-free reflow soldering with a maximum peak temperature of 260 °C for 10 seconds, as specified in the Absolute Maximum Ratings table of the onsemi datasheet. This aligns with IPC/JEDEC J-STD-020 moisture sensitivity level (MSL) 1 handling and permits compatibility with standard Class 3 electronics assembly processes. The NUP2114UPXV5T1G's SOT-553 package has been qualified for repeated thermal cycling without parameter drift or bond wire failure.
How does the NUP2114UPXV5T1G compare to bidirectional ESD diodes in HDMI applications?
In HDMI TMDS lanes, the NUP2114UPXV5T1G provides lower capacitance (0.8 pF vs. typical 1.2–1.5 pF for bidirectional variants) and tighter clamping (9.0 V @ 5 A vs. 11–13 V), which better preserves high-frequency signal integrity above 100 MHz. Its unidirectional nature suits DC-biased HDMI signals, whereas bidirectional diodes may introduce higher leakage or capacitance asymmetry. The NUP2114UPXV5T1G thus delivers superior eye diagram margin and jitter performance in 165 MHz pixel clock applications compared to generic bidirectional alternatives.
NUP2114UPXV5T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-553
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.5V
- Voltage - Clamping (Max) @ Ipp:
- 10V (Typ)
- Current - Peak Pulse (10/1000µs):
- 8A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.8pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-553
NUP2114UPXV5T1G FAQ
1.How can I place an order for NUP2114UPXV5T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP2114UPXV5T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP2114UPXV5T1G reliable?
The price and inventory of NUP2114UPXV5T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP2114UPXV5T1G is usually 5 days.
3.What payment methods are accepted for NUP2114UPXV5T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP2114UPXV5T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP2114UPXV5T1G?
NUP2114UPXV5T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP2114UPXV5T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP2114UPXV5T1G?
For technical support, including NUP2114UPXV5T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP2114UPXV5T1G requirements.
6.How does Aetrix verify that NUP2114UPXV5T1G is sourced from the original manufacturer or authorized distributors?
All NUP2114UPXV5T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP2114UPXV5T1G meets industry standards.
7.What is the process for return or replacement of NUP2114UPXV5T1G?
All NUP2114UPXV5T1G units undergo pre-shipment inspection (PSI). If there is an issue with NUP2114UPXV5T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP2114UPXV5T1G part is unused and in its original packaging.
Return procedure for NUP2114UPXV5T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP2114UPXV5T1G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
