My Inquiry
My Account
onsemi NUP2202W1T2G
- Part No.:
- NUP2202W1T2G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
NUP2202W1T2G.pdf
- Description:
- TVS DIODE 5VWM 20VC SC88/SC70-6
- Quantity:
- Payment:
- Shipping:
Inventory:14,824
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP2202W1T2G from onsemi is a unidirectional, low-capacitance ESD protection diode array in SC-88 package, designed to safeguard two high-speed data lines (e.g., USB D+/D−) against IEC 61000-4-2 Level 4 ESD (±20 kV contact), with 5.0 V working peak reverse voltage, 8.5 V typical clamping voltage at 5 A, and 3.0 pF typical junction capacitance between I/O and GND.
For engineers reviewing the NUP2202W1T2G datasheet, pinout, applications, or equivalent options, this device is selected for high-speed interface protection where low signal distortion, sub-10 V clamping under 5–8 A transients, and PCB space efficiency are critical - especially in USB 2.0, HDMI, and flat-panel display interfaces.
Technical Context
The NUP2202W1T2G integrates two steering diodes and one bidirectional surge protection diode in a single SC-88 package. It operates in three configurable modes: VCC-referenced (pin 5 tied to supply), resistor-isolated bias (10 kΩ to VCC), or fully isolated using internal VRWM as reference - enabling flexible clamping behavior across diverse power domain architectures.
Its clamping mechanism relies on forward conduction of steering diodes during overvoltage events, routing transient current to either VCC or GND (pin 2), while the integrated surge diode limits rail overvoltage. The 3.0–5.0 pF capacitance (I/O-to-GND) and 1.5–3.0 pF (I/O-to-I/O) ensure minimal signal integrity impact on 480 Mbps USB 2.0 channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Peak Reverse Voltage | 5.0 V - sets maximum continuous DC operating voltage before leakage rises significantly; matches USB 2.0 VBUS and logic-level I/O rails. |
| Clamping Voltage @ 5 A | 8.5 V (typ), ≤12.5 V (max) - ensures protected ICs see <12.5 V during 8×20 µs surges, well below typical 13–16 V absolute max ratings of USB transceivers. |
| Junction Capacitance (I/O–GND) | 3.0 pF (typ), ≤5.0 pF - preserves signal rise/fall times on high-speed lines; enables clean 480 Mbps USB 2.0 eye diagrams without equalization. |
| ESD Rating (IEC 61000-4-2) | ±20 kV contact, ±20 kV air - exceeds Level 4 immunity requirement, allowing direct integration into end-equipment without secondary protection stages. |
| Peak Pulse Current | 28 A (8×20 µs) - sustains multiple high-energy transients without degradation; supports >500 W peak power dissipation per pulse. |
| Operating Junction Temp | −40 °C to +125 °C - qualified for industrial and automotive cabin environments; maintains clamping performance across full temperature range. |
Pinout & Package
Package: SC-88 (Case 419B), surface-mount, 6-pin, 2.00 × 1.25 × 0.90 mm, 0.65 mm pitch, Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O 1 | Protected data line input (e.g., USB D+); connects to sensitive IC pin via shortest possible trace. |
| 2 | VN (Ground Reference) | Dedicated low-inductance ground connection; must tie directly to solid ground plane to minimize clamping voltage overshoot. |
| 3 | N/C | No internal connection; left floating or grounded per layout best practice - no functional role. |
| 4 | N/C | No internal connection; electrically isolated; no routing required. |
| 5 | VP (VCC Reference) | Optional positive supply bias node; ties to VBUS (5 V) to reduce diode capacitance and improve clamping symmetry. |
| 6 | I/O 2 | Second protected data line (e.g., USB D−); matched electrical characteristics to Pin 1 for differential pair protection. |
Key Features
| Feature | Design Value |
|---|---|
| Low Clamping Voltage | 8.5 V typical at 5 A - reduces stress on downstream transceivers and extends system-level ESD margin beyond IEC pass thresholds. |
| Ultra-Low Capacitance | 3.0 pF (I/O-to-GND) - avoids signal attenuation and timing skew on 480 Mbps USB 2.0 and TMDS links in HDMI/DVI. |
| Configurable Biasing | Three operational modes (VCC-tied, resistor-isolated, or floating VP) - adapts to varying power architecture constraints without redesign. |
| Integrated Dual-Line Protection | Single SC-88 package protects two independent I/O lines - eliminates need for two discrete diodes, saving 30% board area vs. dual-SOD-523 solution. |
| UL 94 V-0 Rated | Flame-retardant epoxy molding compound - satisfies safety compliance for consumer and industrial end equipment enclosures. |
Applications
| USB 2.0 Interface Protection | HDMI/DVI Data Lane Protection |
|---|---|
Use Scenario: Protecting upstream/downstream USB ports in laptops, docking stations, and peripherals against user-handling ESD. IC Role / Device Role / Timing Role: ESD transient suppressor placed between connector and USB transceiver IC, clamping fast-rising ±8 kV contact discharges. Use Value: Maintains 480 Mbps data integrity by limiting clamping voltage to ≤12.5 V and adding only 3.0 pF loading per line. |
Use Scenario: Safeguarding TMDS clock and data channels in flat-panel displays and video source devices. IC Role / Device Role / Timing Role: Low-capacitance shunt protector on each differential pair, referenced to chassis ground to prevent common-mode overvoltage. Use Value: Enables full-bandwidth HDMI 1.4 operation (up to 3.4 Gbps) without equalizer compensation due to sub-3.5 pF I/O–GND capacitance. |
| MP3 Player Audio/Control Interface | Monitor Control Bus Protection |
Use Scenario: Shielding micro-USB charging/data ports and button interface lines in portable audio devices. IC Role / Device Role / Timing Role: Bidirectional ESD clamp on VBUS, D+, D−, and ID lines; handles repeated pocket-discharge events in handheld use. Use Value: Survives >10,000 ±8 kV contact ESD strikes per IEC 61000-4-2 while maintaining <5 µA leakage at 5 V - preserving battery life. |
Use Scenario: Securing DDC/CI communication lines (SCL/SDA) between monitor and GPU against ESD during cable hot-plug. IC Role / Device Role / Timing Role: Low-leakage (≤5 µA) transient suppressor on 5 V I²C bus lines, preventing latch-up in display controller ICs. Use Value: Prevents false DDC timeouts and EDID corruption by clamping transients to <10 V before I²C logic thresholds are exceeded. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | Lower capacitance (1.5 pF I/O–GND), but lower peak pulse current (20 A), 5.5 V VRWM, and no VP pin for bias control. | Better for ultra-high-speed (>1 Gbps) SerDes lanes; less suitable for robust 5 V rail clamping in USB/HDMI power domains. | Select when minimizing capacitive loading is primary concern and 5 V rail referencing is not required. |
| ESD5Z5.0T1G | Single-line SOD-523 device (3.0 pF, 5.0 V VRWM, 12 V VC@5 A), requires two units for dual-line protection; no VP bias option. | Higher PCB footprint and assembly cost; lacks integrated dual-channel coordination and VCC-bias optimization. | Choose only if SC-88 footprint is incompatible or legacy design reuse mandates SOD-523 form factor. |
Compared with TPD2E001DRYR and ESD5Z5.0T1G, the NUP2202W1T2G uniquely delivers dual-line protection with configurable VCC biasing, 28 A surge rating, and guaranteed ≤12.5 V clamping - making it optimal for space-constrained, high-reliability USB 2.0 and HDMI interface designs requiring coordinated rail clamping.
Availability
NUP2202W1T2G is available at Aetrix Electronics and suitable for USB 2.0 port hardening, HDMI/DVI interface protection, and MP3 player I/O safeguarding requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for NUP2202W1T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and consumer markets.
The NUP2202W1T2G belongs to onsemi's ESD protection diode array product line, engineered specifically for high-speed digital interface protection where low capacitance, precise clamping, and compact dual-channel integration are essential.
FAQ
What is the exact pin configuration and function of each terminal on the NUP2202W1T2G?
The NUP2202W1T2G uses an SC-88 package with six pins: Pin 1 and Pin 6 are I/O terminals for two protected data lines; Pin 2 is VN (ground reference) and must connect directly to a low-inductance ground plane; Pins 3 and 4 are no-connect; Pin 5 is VP (VCC reference) and may be tied to 5 V, isolated via 10 kΩ resistor, or left floating depending on biasing mode. This configuration is confirmed in the official onsemi datasheet revision 5.
Does the NUP2202W1T2G support both unidirectional and bidirectional ESD protection?
The NUP2202W1T2G is a unidirectional ESD protection device, specified with 5.0 V working peak reverse voltage (VRWM) and designed to clamp positive transients to VCC (via VP pin) and negative transients to ground (via VN pin). Its internal structure - two steering diodes and one surge diode - enables asymmetric clamping optimized for 5 V systems, not symmetrical ±5 V operation.
What is the maximum clamping voltage the NUP2202W1T2G guarantees under IEC 61000-4-2 testing conditions?
The NUP2202W1T2G does not specify a single "guaranteed clamping voltage" under IEC 61000-4-2 because clamping varies with current waveform and test setup. However, per datasheet Figure 1 and 2, its oscilloscope-sampled clamping remains ≤10.5 V for ±8 kV contact discharge, and its rated clamping voltage is ≤12.5 V at 5 A (8×20 µs pulse), which covers worst-case IEC 61000-4-2 Level 4 surge energy.
Can the NUP2202W1T2G be used to protect USB 3.0 or higher-speed interfaces?
No - the NUP2202W1T2G is not recommended for USB 3.0 (5 Gbps) or faster interfaces. Its 3.0 pF (typ) I/O–GND capacitance and 1.5–3.0 pF I/O–I/O capacitance introduce excessive insertion loss above 1 GHz. It is validated for USB 2.0 (480 Mbps), HDMI 1.4 (3.4 Gbps with margin), and DVI; for SuperSpeed USB or DisplayPort, lower-capacitance alternatives like USBLC6-2SC6 are required.
How does the VP (Pin 5) biasing affect the performance of the NUP2202W1T2G in real-world layouts?
Connecting Pin 5 (VP) to 5 V reduces junction capacitance by forward-biasing internal steering diodes, lowering I/O–GND capacitance from ~4.5 pF (floating) to ~3.0 pF (biased) - improving signal integrity. However, improper VP routing adds inductance, increasing clamping overshoot; therefore, a short, wide trace or 10 kΩ isolation resistor is recommended to balance capacitance reduction and transient response.
NUP2202W1T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 20V
- Current - Peak Pulse (10/1000µs):
- 8A (8/20µs)
- Power - Peak Pulse:
- 500W
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 3pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88/SC70-6/SOT-363
NUP2202W1T2G FAQ
1.How can I place an order for NUP2202W1T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP2202W1T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP2202W1T2G reliable?
The price and inventory of NUP2202W1T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP2202W1T2G is usually 5 days.
3.What payment methods are accepted for NUP2202W1T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP2202W1T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP2202W1T2G?
NUP2202W1T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP2202W1T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP2202W1T2G?
For technical support, including NUP2202W1T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP2202W1T2G requirements.
6.How does Aetrix verify that NUP2202W1T2G is sourced from the original manufacturer or authorized distributors?
All NUP2202W1T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP2202W1T2G meets industry standards.
7.What is the process for return or replacement of NUP2202W1T2G?
All NUP2202W1T2G units undergo pre-shipment inspection (PSI). If there is an issue with NUP2202W1T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP2202W1T2G part is unused and in its original packaging.
Return procedure for NUP2202W1T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP2202W1T2G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
