onsemi NUP4105MUTAG
- Part No.:
- NUP4105MUTAG
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 10-UFDFN Exposed Pad
- Datasheet:
-
NUP4105MUTAG.pdf
- Description:
- TVS DIODE 3.3VWM 14VC 10UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:9,816
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP4105MUTAG from onsemi is a low-capacitance ESD protection array designed for high-speed data lines, featuring 5 pF max capacitance between I/O and GND, 3.3 V reverse working voltage, 5.3 V typical breakdown voltage, 14 V clamping voltage at 25 A, and compliance with IEC 61000−4−2 Level 4 (18 kV contact). It protects USB 2.0, DVI, and T1/E1 interfaces.
For engineers reviewing the NUP4105MUTAG datasheet, pinout, applications, or equivalent options, key selection criteria include its 3.3 V VRWM, sub-5 pF I/O-to-GND capacitance, 26 A peak pulse current rating, 18 kV IEC ESD robustness, and UDFN10 (2.6×2.6 mm) package suitability for space-constrained high-speed layouts.
Technical Context
The NUP4105MUTAG integrates five bidirectional TVS diodes in a single UDFN10 package, with four I/O channels referenced to a common GND pad (Pin 5). Each channel provides symmetric clamping for ±ESD transients while maintaining signal integrity via ultra-low junction capacitance.
Its architecture supports transient suppression per IEC 61000−4−2 (18 kV contact), HBM (16 kV), and MM (400 V), with clamping performance validated at 1 A, 10 A, and 25 A pulse currents - critical for preserving eye diagram margins in USB 2.0 and DVI links.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 3.3 V - Matches nominal USB 2.0 and DVI power rail voltage; ensures no leakage during normal operation. |
| VBR (Typ) | 5.3 V - Threshold where diode begins conduction; enables fast response before IC damage occurs. |
| CJ (I/O–GND) | 5.0 pF max - Minimizes signal distortion on 480 Mbps USB 2.0 differential pairs. |
| VC @ 25 A | 14 V - Maximum voltage seen by protected IC during worst-case 8×20 µs surge. |
| IPP | 26 A - Peak current handling capability under standardized lightning-like surge waveform. |
| ESD Contact | 18 kV - Meets IEC 61000−4−2 Level 4 for system-level ESD immunity certification. |
Pinout & Package
Package: UDFN10 (2.6 mm × 2.6 mm, 0.5 mm pitch), exposed thermal pad (Pin 5 = GND), Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 7, 9 | I/O Channel Anode/Cathode | Bidirectional ESD path for four independent high-speed lines (e.g., USB D+/D−, DVI TMDS+/-). |
| 2, 4, 6, 8 | I/O Channel Cathode/Anode | Complementary terminal for each I/O pair; forms symmetrical clamping network with Pin 5. |
| 5 | Common GND Pad | Exposed thermal and electrical ground reference; must be soldered to PCB ground plane for optimal clamping and thermal dissipation. |
| 10 | No Connect | Internally unconnected; left floating or tied to GND per layout best practice (no functional impact). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low I/O-to-GND capacitance | ≤5.0 pF enables use on 480 Mbps USB 2.0 and 1.65 Gbps DVI links without signal degradation. |
| IEC 61000−4−2 Level 4 compliance | 18 kV contact discharge support simplifies end-equipment ESD certification testing. |
| Four-channel bidirectional protection | Single-package solution for full USB 2.0 (VBUS, D+, D−, ID) or dual DVI TMDS lanes. |
| Exposed GND pad (Pin 5) | Reduces thermal resistance and improves clamping consistency across all channels during multi-pulse events. |
Applications
| USB 2.0 Interface Protection | DVI Link Protection |
|---|---|
Use Scenario: Protecting host/device USB 2.0 ports against user-handling ESD events during cable insertion/removal. IC Role / Device Role: Low-capacitance TVS array placed directly at connector, shunting transients from D+/D−, VBUS, and ID lines to GND. Use Value: Maintains <1% signal rise-time degradation at 480 Mbps while surviving >10,000 contact ESD strikes per IEC 61000−4−2. | Use Scenario: Safeguarding DVI transmitter/receiver ICs from ESD during hot-plug of flat-panel displays. IC Role / Device Role: Four-channel clamp protecting three TMDS differential pairs and the DDC clock line. Use Value: Sub-5 pF capacitance preserves 1.65 Gbps eye opening; 18 kV contact rating meets display OEM qualification requirements. |
| T1/E1 Line Protection | Monitor Interface Protection |
Use Scenario: Shielding telecom line interface ICs in base station backhaul equipment from induced surges and ESD. IC Role / Device Role: Bidirectional transient suppressor on balanced T1 (1.544 Mbps) or E1 (2.048 Mbps) data pairs. Use Value: 3.3 V VRWM aligns with common line-driver supply rails; 26 A IPP handles lightning-induced surges per ITU-T K.20. | Use Scenario: ESD hardening of VGA/DVI inputs on commercial monitors and digital signage controllers. IC Role / Device Role: Front-end protection for analog RGB and digital TMDS receivers against user-touch events. Use Value: Single UDFN10 device replaces discrete diode arrays, reducing BOM count and PCB area by >60%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SZESD7371MUTAG | Lower VRWM (3.0 V), lower clamping (VC = 12 V @ 25 A), same UDFN10 package. | Better suited for 3.0 V logic systems; slightly reduced surge margin vs. NUP4105MUTAG. | Select when interfacing with 3.0 V I/O domains and tighter clamping voltage is prioritized over peak current headroom. |
| TPD4E001DQAR | Higher capacitance (10 pF I/O–GND), 3.6 V VRWM, SON-10 package (3.0×3.0 mm). | Less suitable for USB 2.0; acceptable for lower-speed interfaces like HDMI 1.4 or LVDS. | Choose only if board layout allows larger footprint and signal bandwidth ≤200 Mbps. |
Compared with SZESD7371MUTAG and TPD4E001DQAR, the NUP4105MUTAG delivers optimal balance of 3.3 V compatibility, 5 pF capacitance, and 26 A surge capacity - making it the preferred choice for USB 2.0 and DVI designs requiring minimal signal loading and certified 18 kV ESD resilience.
Availability
NUP4105MUTAG is available at Aetrix Electronics and suitable for USB 2.0 interface protection, DVI link hardening, and T1/E1 telecom line safeguarding requiring stable component supply and long-term production continuity.
Supply support for NUP4105MUTAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NUP4105MUTAG belongs to onsemi's low-capacitance ESD protection array product line, engineered specifically for high-speed serial interfaces where signal fidelity and system-level ESD compliance are co-critical design constraints.
FAQ
What is the maximum operating junction temperature for the NUP4105MUTAG?
The NUP4105MUTAG has an operating junction temperature range of −40°C to +125°C. This rating ensures reliable transient suppression in industrial and automotive environments where ambient temperatures may exceed 85°C. The UDFN10 package's exposed GND pad aids thermal dissipation, helping maintain safe TJ during repetitive ESD events. Always verify PCB copper area and airflow in final layout to sustain this rating for NUP4105MUTAG.
Does the NUP4105MUTAG support bidirectional ESD protection on all channels?
Yes, the NUP4105MUTAG provides bidirectional ESD protection across all four I/O channels (Pins 1/2, 3/4, 7/8, 9/10). Each channel consists of back-to-back diodes referenced to Pin 5 (GND), enabling symmetric clamping of both positive and negative transients. This architecture is essential for protecting AC-coupled high-speed signals like USB D+ and D− without DC bias concerns. The NUP4105MUTAG datasheet confirms this behavior under IEC 61000−4−2 testing.
What is the significance of the "T" and "AG" suffixes in NUP4105MUTAG?
The "T" denotes tape-and-reel packaging (3000 units per reel), and "AG" indicates Pb-free (RoHS-compliant) construction with standard onsemi green mold compound. These suffixes confirm that the NUP4105MUTAG meets environmental compliance requirements and is optimized for automated SMT assembly. The UDFN10 footprint and solder profile align with IPC-J-STD-020 moisture sensitivity level 1, making NUP4105MUTAG suitable for high-volume manufacturing without baking.
Can the NUP4105MUTAG be used for HDMI interface protection?
The NUP4105MUTAG is not recommended for HDMI 1.4 or later interfaces due to its 5 pF max I/O–GND capacitance, which may degrade 3.4 Gbps+ eye diagrams. While it meets HDMI's basic ESD requirement (IEC 61000−4−2 Level 4), its capacitance exceeds typical HDMI design targets (<1.5 pF). For HDMI, consider dedicated low-capacitance arrays like NUP4201MR6T1G. The NUP4105MUTAG remains ideal for USB 2.0 and DVI where 5 pF is within spec.
How does the clamping voltage of the NUP4105MUTAG vary with surge current?
The NUP4105MUTAG exhibits progressive clamping: 6.2 V at 1 A, 10 V at 10 A, and 14 V at 25 A (8×20 µs waveform). This behavior reflects its silicon avalanche structure - higher currents induce greater voltage drop across internal dynamic resistance. Designers must ensure downstream ICs tolerate up to 14 V during worst-case surges. The NUP4105MUTAG's specified VC values are measured per Figure 1 in the datasheet, with Pin 5 as the reference GND node.
NUP4105MUTAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 10-UFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 14V
- Current - Peak Pulse (10/1000µs):
- 25A (8/20µs)
- Power - Peak Pulse:
- 450W
- Power Line Protection:
- Yes
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 3pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-UDFN (2.6x2.6)
NUP4105MUTAG FAQ
1.How can I place an order for NUP4105MUTAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP4105MUTAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP4105MUTAG reliable?
The price and inventory of NUP4105MUTAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP4105MUTAG is usually 5 days.
3.What payment methods are accepted for NUP4105MUTAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP4105MUTAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP4105MUTAG?
NUP4105MUTAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP4105MUTAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP4105MUTAG?
For technical support, including NUP4105MUTAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP4105MUTAG requirements.
6.How does Aetrix verify that NUP4105MUTAG is sourced from the original manufacturer or authorized distributors?
All NUP4105MUTAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP4105MUTAG meets industry standards.
7.What is the process for return or replacement of NUP4105MUTAG?
All NUP4105MUTAG units undergo pre-shipment inspection (PSI). If there is an issue with NUP4105MUTAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP4105MUTAG part is unused and in its original packaging.
Return procedure for NUP4105MUTAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP4105MUTAG Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

