My Inquiry
My Account
onsemi NUP4114HMR6T1G
- Part No.:
- NUP4114HMR6T1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
NUP4114HMR6T1G.pdf
- Description:
- TVS DIODE 5.5VWM 10VC 6TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:71,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP4114HMR6T1G from onsemi is a unidirectional ESD protection diode array designed for high-speed data line protection in USB 2.0, HDMI, and LVDS interfaces. It delivers 5.5 V working peak reverse voltage, <0.6 pF typical junction capacitance (I/O to GND), ±8 kV IEC 61000−4−2 contact ESD immunity, and clamps transients to ≤10 V at 5 A peak pulse current. Its TSOP−6 package enables compact placement near connectors.
For engineers reviewing the NUP4114HMR6T1G datasheet, pinout, applications, or equivalent options, key selection criteria include low-capacitance steering diode architecture, I/O-to-GND capacitance under 0.6 pF, clamping voltage stability across 1–8 A ESD pulses, and TSOP−6 pin compatibility with high-density PCB layouts for USB/HDMI signal integrity.
Technical Context
The NUP4114HMR6T1G integrates four unidirectional steering diodes and one bidirectional ESD clamp in a single TSOP−6 package. It operates with a 5.5 V VRWM and achieves breakdown at 5.5–6.5 V (IT = 1 mA), enabling robust protection of 3.3 V and 5 V I/O rails without forward conduction during normal operation.
Its transient response is sub-1 ns, with clamping voltage defined per IEC 61000−4−2 waveform (±8 kV contact, ±15 kV air) and validated via oscilloscope screenshot analysis. The device supports three configuration modes: VCC-referenced, resistor-isolated, or internal ESD-diode referenced - all leveraging pins 1/3/4/6 as protected I/O lines and pin 2 as dedicated ground reference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 5.5 V - Maximum continuous reverse voltage before leakage exceeds 1 µA; ensures no interference with 3.3 V/5 V logic signaling. |
| VBR (min) | 5.5 V @ 1 mA - Guarantees reliable turn-on during overvoltage events while avoiding false triggering during normal operation. |
| VC @ IPP = 5 A | 8.5–9.0 V - Clamping voltage range that limits stress on downstream ICs during 5 A ESD transients (IEC 61000−4−2 level 4). |
| CJ (I/O–GND) | 0.6 pF typical @ 0 V, 1 MHz - Enables minimal signal distortion on USB 2.0 (480 Mbps) and HDMI TMDS lines. |
| ESD Rating | ±8 kV contact / ±15 kV air per IEC 61000−4−2 - Meets industrial and consumer end-equipment immunity requirements. |
| TJ Range | −40 °C to +125 °C - Supports automotive cabin and industrial ambient environments without derating. |
| Package | TSOP−6 (Case 318G, 3.00 × 1.50 × 0.90 mm) - Surface-mount footprint optimized for high-density routing near I/O connectors. |
Pinout & Package
TSOP−6 package (Case 318G), 3.00 mm × 1.50 mm × 0.90 mm body, 0.95 mm pitch, Pb-free, RoHS compliant. Pin 1 marked by bevelled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O Line 1 | Protected high-speed data line (e.g., USB D+, HDMI TMDS+); connected to steering diode anode. |
| 2 | Ground (GND) | Dedicated low-inductance ground reference for ESD current return path; must connect directly to ground plane. |
| 3 | I/O Line 2 | Protected high-speed data line (e.g., USB D−, HDMI TMDS−); connected to steering diode anode. |
| 4 | I/O Line 3 | Protected high-speed data line (e.g., HDMI CEC, DVI clock); connected to steering diode anode. |
| 5 | VCC Reference | Optional positive supply rail connection for VCC-referenced clamping; isolates power rail during ESD events when used with 10 kΩ resistor. |
| 6 | I/O Line 4 | Protected high-speed data line (e.g., HDMI HPD, DVI hot plug detect); connected to steering diode anode. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low I/O-to-GND capacitance | 0.6 pF typical - Preserves signal integrity on 480 Mbps USB 2.0 and 1.65 Gbps HDMI 1.4 differential channels. |
| Sub-1 ns response time | <1.0 ns typical - Ensures clamping activation before ESD energy couples into sensitive receiver circuitry. |
| Integrated VCC-referenced steering | Pins 1/3/4/6 → pin 5 (VCC) and pin 2 (GND) - Eliminates need for external biasing components in USB/HDMI power-rail protection schemes. |
| AEC-Q101 qualified | Qualified for automotive applications - Validated for temperature cycling, humidity, and mechanical shock per AEC standard. |
| Low leakage at VRWM | 1.0 µA max @ 5.5 V - Prevents DC loading on 3.3 V/5 V I/O lines and avoids false logic states in always-on interfaces. |
Applications
| USB 2.0 High-Speed Interface | HDMI/DVI Digital Video |
|---|---|
Use Scenario: Protecting USB 2.0 D+/D− differential pair and VBUS line on host/device ports against ESD discharge during cable insertion or handling. IC Role / Device Role / Timing Role: Unidirectional ESD clamp and steering diode array providing low-capacitance, fast-response protection at the connector interface. Use Value: Maintains 480 Mbps data rate integrity with <0.6 pF loading while clamping ±8 kV contact ESD to ≤9.0 V at 5 A. |
Use Scenario: Shielding HDMI TMDS+/-, CEC, and HPD lines in flat-panel displays and set-top boxes from user-induced ESD events. IC Role / Device Role / Timing Role: Four-channel I/O protector with dedicated ground reference (pin 2) minimizing ground bounce during multi-line ESD strikes. Use Value: Enables compliance with IEC 61000−4−2 level 4 without degrading 1.65 Gbps TMDS eye diagram margin. |
| LVDS Signaling Systems | Industrial Ethernet Interfaces |
Use Scenario: Safeguarding LVDS clock/data pairs in programmable logic controllers and machine vision cameras exposed to factory-floor ESD. IC Role / Device Role / Timing Role: Low-capacitance transient suppressor placed at board edge to shunt ESD energy before it reaches FPGA or serializer IC inputs. Use Value: Delivers 0.3 pF inter-I/O capacitance to preserve LVDS common-mode rejection and minimize jitter accumulation. |
Use Scenario: Hardening Gigabit Ethernet PHY MDI lines (TX+/−, RX+/−) in industrial switches and IoT gateways against electrostatic discharge in harsh environments. IC Role / Device Role / Timing Role: Four-channel unidirectional protector configured with pin 5 floating to avoid coupling noise into isolated PHY power domains. Use Value: Provides ±15 kV air-gap ESD immunity while maintaining <1.0 ns response to prevent packet corruption during transient events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD4E001DQAR | 0.5 pF typical I/O–GND capacitance; 5.5 V VRWM; ±12 kV contact ESD rating; SOT-23-6 package. | Smaller footprint but higher thermal resistance; less effective for >5 A pulse handling due to lower Ppk rating. | Preferred for space-constrained designs where peak current rarely exceeds 3 A and layout allows tighter thermal relief. |
| SZESD7371MUTAG | 0.35 pF typical I/O–GND capacitance; 5.0 V VRWM; ±15 kV contact ESD; SOT-563 package. | Lower VRWM limits use to 3.3 V systems only; superior capacitance for >5 Gbps interfaces but reduced voltage headroom. | Optimal for ultra-high-speed 3.3 V interfaces (e.g., MIPI D-PHY) where 5.5 V tolerance is unnecessary. |
Compared with TPD4E001DQAR and SZESD7371MUTAG, the NUP4114HMR6T1G offers balanced performance: higher VRWM (5.5 V) than SZESD7371MUTAG for dual-voltage systems, larger package thermal mass than TPD4E001DQAR for sustained 8 A pulse handling, and proven AEC-Q101 qualification for automotive-grade reliability.
Availability
NUP4114HMR6T1G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI/DVI video port hardening, and LVDS-based industrial control systems requiring stable component supply across production lifecycles.
Supply support for NUP4114HMR6T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient electronics, with leadership in automotive, industrial, cloud, and sensing solutions.
The NUP4114HMR6T1G belongs to onsemi's ESD Protection Diode family, engineered specifically for high-speed digital interface protection where ultra-low capacitance, fast response, and system-level ESD compliance are critical design requirements.
FAQ
What is the maximum clamping voltage of the NUP4114HMR6T1G at 8 A ESD current?
The NUP4114HMR6T1G clamps to 9.2–10.0 V at 8 A peak pulse current (8/20 µs waveform), as specified in the Electrical Characteristics table. This value ensures downstream ICs experience limited overvoltage stress during severe ESD events while maintaining signal integrity on high-speed lines.
Can the NUP4114HMR6T1G protect both data lines and power supply rails simultaneously?
Yes - the NUP4114HMR6T1G supports dual-role protection: pins 1/3/4/6 protect data lines via steering diodes to pin 5 (VCC) or pin 2 (GND), while its integrated ESD diode between pin 5 and pin 2 safeguards the power rail. Configuration options include direct VCC connection, 10 kΩ isolation, or floating VCC for fully isolated reference.
Is the NUP4114HMR6T1G suitable for automotive applications?
Yes - the NUP4114HMR6T1G is AEC-Q101 qualified and PPAP capable, with operating junction temperature range of −40 °C to +125 °C. Its TSOP−6 package and robust ESD performance make it appropriate for infotainment, ADAS camera links, and body control modules requiring certified transient protection.
How does the NUP4114HMR6T1G achieve lower capacitance than discrete diode solutions?
The NUP4114HMR6T1G integrates optimized silicon geometry and process tuning to deliver 0.6 pF typical I/O-to-GND capacitance - significantly lower than discrete diode arrays with comparable ESD ratings. This is achieved through minimized junction area and proprietary passivation, enabling clean signal transmission on USB 2.0 and HDMI interfaces without equalization overhead.
What is the recommended PCB layout practice for optimal ESD performance with the NUP4114HMR6T1G?
Place the NUP4114HMR6T1G within 5 mm of the protected connector, route I/O traces directly to pins 1/3/4/6 with minimal stub length, connect pin 2 to a solid ground plane using multiple vias, and keep the pin 5 (VCC) trace short and wide if used - all to minimize parasitic inductance that could elevate clamping voltage during nanosecond-scale ESD transients.
NUP4114HMR6T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 5.5V
- Voltage - Clamping (Max) @ Ipp:
- 10V
- Current - Peak Pulse (10/1000µs):
- 8A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- Ethernet, HDMI
- Capacitance @ Frequency:
- 0.6pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
NUP4114HMR6T1G FAQ
1.How can I place an order for NUP4114HMR6T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP4114HMR6T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP4114HMR6T1G reliable?
The price and inventory of NUP4114HMR6T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP4114HMR6T1G is usually 5 days.
3.What payment methods are accepted for NUP4114HMR6T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP4114HMR6T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP4114HMR6T1G?
NUP4114HMR6T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP4114HMR6T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP4114HMR6T1G?
For technical support, including NUP4114HMR6T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP4114HMR6T1G requirements.
6.How does Aetrix verify that NUP4114HMR6T1G is sourced from the original manufacturer or authorized distributors?
All NUP4114HMR6T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP4114HMR6T1G meets industry standards.
7.What is the process for return or replacement of NUP4114HMR6T1G?
All NUP4114HMR6T1G units undergo pre-shipment inspection (PSI). If there is an issue with NUP4114HMR6T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP4114HMR6T1G part is unused and in its original packaging.
Return procedure for NUP4114HMR6T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP4114HMR6T1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
