onsemi NUP412VP5T5G
- Part No.:
- NUP412VP5T5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-953
- Datasheet:
-
NUP412VP5T5G.pdf
- Description:
- TVS DIODE 9VWM SOT953
- Quantity:
- Payment:

- Shipping:

Inventory:5,204
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP412VP5T5G from onsemi is a quad unidirectional ESD protection diode array in SOT-953 package, rated for 9.0 V working peak reverse voltage, 12.0 V nominal breakdown voltage at 5 mA, and 18 W peak pulse power (8/20 µs). It delivers low capacitance (6.5 pF typical at 0 V, 3.5 pF at 3 V) and <0.5 µA leakage at VRWM, targeting high-speed data line protection in portable electronics.
For engineers reviewing the NUP412VP5T5G datasheet, pinout, applications, or equivalent options, key selection criteria include IEC 61000-4-2 Level 4 ESD immunity (±15 kV air / ±8 kV contact), clamping voltage ≤17 V at 1 A IPP, and compatibility with space-constrained USB, HDMI, and audio interface layouts.
Technical Context
The NUP412VP5T5G integrates four independent unidirectional silicon avalanche diodes in a single SOT-953 package, each configured as a cathode-to-rail clamp to ground. It operates without biasing circuitry and relies on intrinsic junction breakdown for transient suppression.
Its electrical behavior is defined by a 12.0 V nominal VBR (min 11.4 V, max 12.7 V) at 5 mA test current, 17 V maximum clamping voltage at 1 A peak pulse current, and thermal derating starting above 25°C at 4.5 mW/°C due to 560°C/W junction-to-ambient resistance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | IEC 61000-4-2 Level 4: ±15 kV air, ±8 kV contact - meets industrial-grade ESD immunity requirements for exposed ports |
| Working Voltage (VRWM) | 9.0 V - supports signal lines operating up to 9 V DC without leakage-induced power loss |
| Breakdown Voltage (VBR) | 12.0 V nominal @ 5 mA - triggers clamping before damage to downstream 3.3 V or 5 V logic interfaces |
| Clamping Voltage (VC) | ≤17 V @ 1 A IPP - limits transient overvoltage to safe levels for USB 2.0, I²C, and UART receivers |
| Capacitance @ 0 V | 6.5 pF typical - preserves signal integrity on 480 Mbps USB 2.0 differential pairs |
| Leakage Current | <0.5 µA @ 9 V - avoids loading of high-impedance sensor or analog front-end inputs |
| Package | SOT-953 (5-pin, 1.0 × 0.8 mm) - enables 4-line protection in <1.0 mm² PCB area |
Pinout & Package
SOT-953 is a 5-pin, surface-mount plastic package with pin 1 marked by a dot; dimensions are 1.00 mm × 0.80 mm × 0.40 mm (L × W × H), lead pitch 0.35 mm, and Pb-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode of Diode 1 | Connects to protected signal line 1; cathode tied internally to pin 3 (ground) |
| 2 | Anode of Diode 2 | Connects to protected signal line 2; cathode tied internally to pin 3 (ground) |
| 3 | Ground (Cathode Common) | Common cathode return path for all four diodes; must be low-inductance connection to system ground |
| 4 | Anode of Diode 3 | Connects to protected signal line 3; cathode tied internally to pin 3 (ground) |
| 5 | Anode of Diode 4 | Connects to protected signal line 4; cathode tied internally to pin 3 (ground) |
Key Features
| Feature | Design Value |
|---|---|
| Quad unidirectional configuration | Four independent anode-to-ground clamps in one package - eliminates need for four discrete diodes and saves >60% board area |
| Low 6.5 pF capacitance @ 0 V | Minimizes signal distortion on high-speed interfaces like USB 2.0 and HDMI DDC lines |
| IEC 61000-4-2 Level 4 compliance | Guarantees robustness against real-world ESD events without external RC filtering |
| <0.5 µA reverse leakage @ 9 V | Prevents battery drain in always-on portable devices such as Bluetooth headsets and wearables |
| SOT-953 footprint | Enables automated placement and reflow compatibility with standard 0201-class pick-and-place equipment |
Applications
| USB 2.0 Data Lines | HDMI DDC Channel |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB 2.0 transceivers in smartphones and docking stations against ESD during cable insertion. IC Role / Device Role / Timing Role: Unidirectional voltage clamp that activates only during positive transients, preserving DC bias and signal swing. Use Value: 6.5 pF capacitance ensures <1% signal rise-time degradation at 480 Mbps, while clamping ≤17 V prevents PHY latch-up. | Use Scenario: Safeguarding HDMI Display Data Channel (DDC) lines (SCL/SDA) in monitors and set-top boxes from user-handling ESD. IC Role / Device Role / Timing Role: Low-leakage (0.5 µA) bidirectional-capable clamp protecting open-drain I²C bus without pulling down idle state. Use Value: Enables direct integration into DDC routing without pull-up resistor recalibration or timing margin loss. |
| Audio Jack Interface | Serial Debug Port (UART) |
Use Scenario: Shielding 3.5 mm TRRS headset jack contacts (MIC, L/R, GND) in tablets and laptops from repeated plug/unplug ESD. IC Role / Device Role / Timing Role: Four-anode array assigned to MIC, left, right, and sleeve lines - each clamped independently to shared ground. Use Value: Prevents pop-noise and codec reset by limiting transient overshoot to <17 V during hot-plug events. | Use Scenario: Hardening UART TX/RX lines of embedded debug headers against ESD during field firmware updates. IC Role / Device Role / Timing Role: Ground-referenced transient suppressor placed immediately adjacent to connector, minimizing trace inductance. Use Value: Maintains clean 3.3 V logic levels at 115.2 kbps baud rate with no added jitter or bit error due to capacitive loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z3.3T5G | Single-channel, 3.3 V VRWM, 5.5 pF capacitance - lower working voltage, higher capacitance density per channel | Requires four units for quad-line protection; better suited for 3.3 V-only I/O with tighter voltage margins | Select when protecting individual 3.3 V GPIOs where layout allows discrete placement and voltage tolerance is strict |
| CM1224-04SO | Quad unidirectional, 5.5 V VRWM, 12 pF capacitance - wider voltage margin but double the capacitance of NUP412VP5T5G | Compatible with 5 V systems but unsuitable for USB 2.0 due to excessive signal loading | Prefer for legacy 5 V parallel port or RS-232 protection where speed is not critical |
Compared with ESD5Z3.3T5G and CM1224-04SO, the NUP412VP5T5G uniquely balances 9 V working voltage, ultra-low 6.5 pF capacitance, and integrated quad topology - making it optimal for compact, high-speed 5 V-tolerant interfaces like USB 2.0 and HDMI DDC where board space and signal fidelity are constrained.
Availability
NUP412VP5T5G is available at Aetrix Electronics and suitable for cellular handsets, notebook USB ports, and portable audio interfaces requiring stable component supply across high-mix, low-volume production runs.
Supply support for NUP412VP5T5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent edge applications.
The NUP412VP5T5G belongs to onsemi's ESD protection diode array product line, engineered specifically for space-constrained, high-speed digital interfaces requiring certified IEC 61000-4-2 immunity without compromising signal integrity.
FAQ
What is the maximum clamping voltage of the NUP412VP5T5G under IEC 61000-4-2 surge conditions?
The NUP412VP5T5G exhibits a maximum clamping voltage of 17 V at 1 A peak pulse current (IPP), measured per IEC 61000-4-2 8/20 µs waveform. This value is validated in the official onsemi datasheet (NUP412VP5/D, Rev. 3) and ensures downstream 5 V logic circuits remain within safe operating limits during ESD events. The NUP412VP5T5G maintains this performance across its full operating temperature range of −55°C to +150°C.
Does the NUP412VP5T5G support bidirectional signal lines like USB D+ and D−?
The NUP412VP5T5G contains four unidirectional diodes - each anode connects to a protected line and cathode ties to common ground (pin 3). For true bidirectional protection (e.g., USB differential pairs), two NUP412VP5T5G devices are required per pair: one for positive transients, one for negative. However, in practice, the NUP412VP5T5G is widely deployed on USB 2.0 lines because its 9 V VRWM and 12 V VBR provide adequate margin for typical 3.3 V signaling with DC bias.
What is the thermal resistance and power derating behavior of the NUP412VP5T5G?
The NUP412VP5T5G has a junction-to-ambient thermal resistance (RJA) of 560°C/W and a maximum junction temperature of 150°C. Its peak pulse power rating of 18 W (8/20 µs) derates linearly above 25°C at 4.5 mW/°C. This means at 85°C ambient, the usable peak power drops to approximately 15.3 W. These parameters are critical when deploying the NUP412VP5T5G in thermally dense layouts near processors or power stages.
Can the NUP412VP5T5G replace discrete 0402 TVS diodes in existing designs?
Yes - the NUP412VP5T5G replaces four discrete 0402 unidirectional TVS diodes with identical electrical specs (9 V VRWM, ~12 V VBR) while reducing total footprint by >50%. Its SOT-953 package matches standard 0402 land patterns in width and offers compatible reflow profiles. Designers migrating to the NUP412VP5T5G must verify ground plane connectivity to pin 3 and ensure trace inductance remains low, as the NUP412VP5T5G's performance depends on low-impedance grounding.
Is the NUP412VP5T5G RoHS and REACH compliant?
Yes, the NUP412VP5T5G is explicitly marked as Pb-Free in the onsemi ordering information and conforms to RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. The device uses matte tin lead finish and complies with JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1), allowing unlimited floor life at ≤30°C/85% RH. Full compliance documentation is available via onsemi's quality portal using the NUP412VP5T5G part number.
NUP412VP5T5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-953
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 9V
- Voltage - Breakdown (Min):
- 11.4V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- 18W
- Power Line Protection:
- Yes
- Applications:
- -
- Capacitance @ Frequency:
- 6.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-953
NUP412VP5T5G FAQ
1.How can I place an order for NUP412VP5T5G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP412VP5T5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP412VP5T5G reliable?
The price and inventory of NUP412VP5T5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP412VP5T5G is usually 5 days.
3.What payment methods are accepted for NUP412VP5T5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP412VP5T5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP412VP5T5G?
NUP412VP5T5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP412VP5T5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP412VP5T5G?
For technical support, including NUP412VP5T5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP412VP5T5G requirements.
6.How does Aetrix verify that NUP412VP5T5G is sourced from the original manufacturer or authorized distributors?
All NUP412VP5T5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP412VP5T5G meets industry standards.
7.What is the process for return or replacement of NUP412VP5T5G?
All NUP412VP5T5G units undergo pre-shipment inspection (PSI). If there is an issue with NUP412VP5T5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP412VP5T5G part is unused and in its original packaging.
Return procedure for NUP412VP5T5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP412VP5T5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

