onsemi NUP5120X6T1
- Part No.:
- NUP5120X6T1
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-563, SOT-666
- Datasheet:
-
NUP5120X6T1.pdf
- Description:
- TVS DIODE 5VWM SOT563
- Quantity:
- Payment:

- Shipping:

Inventory:4,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP5120X6T1 from onsemi is a 5-line monolithic transient voltage suppressor (TVS) array in SOT-563 package, designed for ESD and surge protection of high-speed data lines. It features 5.0 V reverse working voltage, 6.2–7.2 V breakdown voltage at 1 mA, <0.5 µA leakage at 3 V, 54–70 pF line-to-GND capacitance at 1 MHz, and 90 W peak pulse power (8/20 µs). It is used in USB, HDMI, and serial port interfaces of smartphones and notebooks.
For engineers reviewing the NUP5120X6T1 datasheet, pinout, applications, or equivalent options, key selection criteria include IEC 61000-4-2 compliance (15 kV air / 8 kV contact), common-anode 5-line architecture, low clamping voltage under 12 A peak current, and SOT-563 footprint compatibility with space-constrained portable designs.
Technical Context
This device implements a monolithic common-anode TVS structure integrating five independent cathode terminals and one shared anode (Pin 2), enabling simultaneous protection of five signal lines without cross-coupling. Its silicon avalanche junction design delivers fast response (<1 ns) to ESD transients and robust 90 W surge handling per line.
Electrical behavior is defined by tight breakdown voltage tolerance (6.2–7.2 V), low dynamic capacitance (54–70 pF at 0–2.5 V reverse bias), and sub-0.5 µA leakage at VRWM = 3 V - critical for preserving signal integrity in USB 2.0 and UART applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage | 5.0 V - sets maximum continuous DC operating voltage before leakage rises significantly; matches 3.3 V and 5 V logic rail protection needs. |
| Breakdown Voltage | 6.2–7.2 V at 1 mA - defines precise turn-on threshold for transient clamping; ensures reliable activation above normal signal swing. |
| Peak Pulse Power | 90 W (8/20 µs) - supports IEC 61000-4-5 Level 3 surge immunity (1 A, 500 Ω source) across all five lines. |
| ESD Rating | HBM Class 3B (>8 kV), MM Class C (>400 V), IEC 61000-4-2: 15 kV (air), 8 kV (contact) - meets industrial and consumer ESD immunity standards. |
| Capacitance | 54–70 pF (line-to-GND, 1 MHz) - low enough to avoid signal degradation in USB 2.0 (480 Mbps) and RS-232 interfaces. |
| Operating Junction Temp | −40 °C to +125 °C - enables use in battery-powered handhelds and thermally stressed embedded systems. |
Pinout & Package
SOT-563 (Case 463A, Style 6) is a 6-pin, 1.7 mm × 1.3 mm × 0.6 mm surface-mount package with gull-wing leads and Pb-free finish. Pin 2 is the common anode; Pins 1, 3–6 are individual cathodes for five protected lines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Line 1) | Protected signal path #1; connects to I/O line requiring ESD clamping to common anode. |
| 2 | Common Anode | Shared return node for all five TVS junctions; must be connected to system ground or reference plane. |
| 3 | Cathode (Line 2) | Protected signal path #2; electrically isolated from other cathodes but shares same avalanche trigger point. |
| 4 | Cathode (Line 3) | Protected signal path #3; maintains <70 pF capacitance to GND for minimal signal loading. |
| 5 | Cathode (Line 4) | Protected signal path #4; rated for same 90 W peak power and 8 kV HBM as all lines. |
| 6 | Cathode (Line 5) | Protected signal path #5; enables compact 5-line protection without discrete diode arrays or layout routing complexity. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic 5-line common-anode architecture | Reduces PCB area by >60% vs. five discrete 0402 TVS diodes while ensuring matched clamping characteristics. |
| IEC 61000-4-2 certified ESD protection | Validated to 15 kV air discharge and 8 kV contact discharge - exceeds EN 61000-6-2 and IEC 61000-6-4 requirements. |
| Low line-to-GND capacitance | 54–70 pF enables use on USB 2.0 D+/D−, HDMI CEC, and UART TX/RX without signal rise-time degradation. |
| Pb-free SOT-563 package | RoHS-compliant, reflow-solderable footprint with 260 °C max lead temperature - compatible with standard J-STD-020 profiles. |
Applications
| USB 2.0 Interface Protection | HDMI CEC Channel Protection |
|---|---|
Use Scenario: Protecting D+ and D− differential pair plus VBUS, ID, and GND lines in smartphone USB OTG circuits. IC Role / Device Role / Timing Role: TVS array providing bidirectional clamping to ground for all five lines during ESD events. Use Value: Prevents latch-up and permanent damage to USB PHY ICs while maintaining <1 ns response time and <12 V clamping at 1 A. | Use Scenario: Safeguarding HDMI Consumer Electronics Control (CEC) bus against electrostatic discharge in smart TVs and set-top boxes. IC Role / Device Role / Timing Role: Single-device solution for CEC line (pin 13) and auxiliary signals including HPD, DDC clock/data, and hot-plug detect. Use Value: Enables full IEC 61000-4-2 Level 4 compliance (15 kV air) without adding board space or BOM count. |
| Notebook Serial Port Protection | Industrial RS-485 Transceiver Interface |
Use Scenario: Shielding UART-based debug ports (e.g., FTDI FT232RL interface) on ultrabooks from user-handling ESD. IC Role / Device Role / Timing Role: Five-cathode TVS array protecting TX, RX, RTS, CTS, and DTR pins simultaneously. Use Value: Eliminates need for five separate 0402 TVS devices; maintains <0.5 µA leakage to avoid false logic states during idle operation. | Use Scenario: Protecting RS-485 transceiver A/B differential pair, DE/RE control lines, and VCC/GND in factory automation gateways. IC Role / Device Role / Timing Role: Common-anode clamp for both data lines and control signals referenced to local ground plane. Use Value: Delivers 90 W surge rating per line - sufficient for IEC 61000-4-4 (EFT) and IEC 61000-4-5 (surge) Level 3 immunity testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z5.0T1G | Single-line SOD-523 TVS; 5.0 V VRWM, 12 pF capacitance, 20 W peak power. | Requires five discrete placements; lower capacitance but no common-anode integration. | Choose when ultra-low capacitance (<15 pF) is mandatory and board area is not constrained. |
| SP1003-05UTG | 5-line SOT-563 TVS; 5.0 V VRWM, 30 pF capacitance, 100 W peak power, higher cost. | Lower capacitance improves high-speed signal fidelity but lacks onsemi's HBM 16 kV rating. | Prefer when USB 3.0 or MIPI D-PHY interfaces demand <35 pF per line and higher surge margin is needed. |
Compared with ESD5Z5.0T1G and SP1003-05UTG, the NUP5120X6T1 offers optimal balance of integration density, IEC 61000-4-2 compliance margin, and cost-per-line - making it ideal for space-limited consumer portables where 54–70 pF capacitance is acceptable.
Availability
NUP5120X6T1 is available at Aetrix Electronics and suitable for USB interface protection, notebook serial port hardening, and HDMI CEC channel safeguarding requiring stable component supply and RoHS-compliant sourcing.
Supply support for NUP5120X6T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering power management, analog, sensor, and logic solutions for automotive, industrial, and cloud infrastructure markets.
The NUP5120X6T1 belongs to onsemi's transient voltage suppressor array product line, engineered specifically for compact, multi-line ESD protection in portable and interface-dense electronic systems.
FAQ
What is the maximum clamping voltage of the NUP5120X6T1 at 12 A peak current?
The NUP5120X6T1 exhibits a typical clamping voltage of ≤12 V at 12 A peak current (8/20 µs waveform), as confirmed by Figure 3 in the official datasheet. This value ensures safe operation of downstream 3.3 V and 5 V logic components during ESD and surge events. The clamping performance is consistent across all five lines due to monolithic construction. Designers should verify actual clamping under system-level test conditions using the NUP5120X6T1 in their specific PCB layout and grounding scheme.
Is the NUP5120X6T1 suitable for USB 2.0 high-speed data lines?
Yes, the NUP5120X6T1 is suitable for USB 2.0 high-speed (480 Mbps) data lines because its line-to-GND capacitance is specified at 54–70 pF (1 MHz, 0–2.5 V bias), which preserves signal integrity without excessive rise-time degradation. Its <1 ns response time and low leakage (<0.5 µA) prevent data corruption during idle states. However, designers must route D+ and D− differentially and minimize stub length to maintain impedance control when using the NUP5120X6T1 on these lines.
Does the NUP5120X6T1 require external current-limiting resistors?
No, the NUP5120X6T1 does not require external current-limiting resistors because it operates as a voltage-clamping device with inherent avalanche breakdown behavior. Its design relies on controlled junction conduction rather than series impedance. Adding resistors would degrade ESD response speed and increase voltage overshoot. The NUP5120X6T1 is intended for direct placement between protected line and ground, with Pin 2 (common anode) tied to a low-inductance ground plane.
What is the meaning of the "X6" suffix in NUP5120X6T1?
The "X6" suffix in NUP5120X6T1 identifies the specific variant within the NUP5120 family that uses the SOT-563 package (Case 463A, Style 6) with six leads and common-anode pinout. It distinguishes this version from other package options like SOIC-8 or SC-70 variants. The "T1" denotes tape-and-reel packaging with 4000 units per reel, and "G" indicates Pb-free finish - though "NUP5120X6T1" already implies the Pb-free configuration per onsemi's ordering nomenclature.
How does the common-anode configuration of the NUP5120X6T1 affect circuit grounding?
The common-anode configuration of the NUP5120X6T1 requires Pin 2 to be connected directly to the system's clean, low-impedance ground plane - not to a noisy digital or power ground. This ensures uniform clamping reference for all five protected lines and minimizes ground bounce during ESD events. Improper grounding of Pin 2 can cause unequal clamping thresholds or failure to suppress transients effectively. The NUP5120X6T1's performance is critically dependent on this single-point ground connection.
NUP5120X6T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-563, SOT-666
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6.2V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- 90W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 54pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-563
NUP5120X6T1 FAQ
1.How can I place an order for NUP5120X6T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP5120X6T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP5120X6T1 reliable?
The price and inventory of NUP5120X6T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP5120X6T1 is usually 5 days.
3.What payment methods are accepted for NUP5120X6T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP5120X6T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP5120X6T1?
NUP5120X6T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP5120X6T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP5120X6T1?
For technical support, including NUP5120X6T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP5120X6T1 requirements.
6.How does Aetrix verify that NUP5120X6T1 is sourced from the original manufacturer or authorized distributors?
All NUP5120X6T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP5120X6T1 meets industry standards.
7.What is the process for return or replacement of NUP5120X6T1?
All NUP5120X6T1 units undergo pre-shipment inspection (PSI). If there is an issue with NUP5120X6T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP5120X6T1 part is unused and in its original packaging.
Return procedure for NUP5120X6T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP5120X6T1 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

