onsemi NUP5120X6T2
- Part No.:
- NUP5120X6T2
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-563, SOT-666
- Datasheet:
-
NUP5120X6T2.pdf
- Description:
- TVS DIODE 5VWM SOT563
- Quantity:
- Payment:

- Shipping:

Inventory:6,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP5120X6T2 from onsemi is a 5-line monolithic transient voltage suppressor (TVS) array in SOT-563 package, designed for ESD and overvoltage protection of high-speed data lines. It features 5 independent cathode lines with common anode, 5.0 V reverse working voltage, 6.2–7.2 V breakdown voltage at 1 mA, 8 kV IEC 61000-4-2 contact ESD rating, and 54–70 pF line-to-ground capacitance at 1 MHz - deployed in USB, HDMI, and serial port interfaces of portable electronics.
For engineers reviewing the NUP5120X6T2 datasheet, pinout, applications, or equivalent options, key selection factors include clamping voltage under 16 V at 10 A peak current, low leakage (<0.5 µA at 3 V), Pb-free SOT-563 footprint compatibility, and Class 3B HBM ESD robustness for handheld device front-end protection.
Technical Context
This device implements a common-anode TVS architecture where five cathodes (Pins 1, 3–6) share one anode (Pin 2), enabling simultaneous bidirectional ESD suppression across five signal lines without cross-coupling. Its silicon avalanche structure delivers fast response (<1 ns) to transients while maintaining low dynamic impedance below 0.5 Ω during clamping.
Designed for I/O line protection in space-constrained portable systems, it operates within −40°C to +125°C junction temperature range and supports peak pulse power up to 90 W (8/20 µs waveform). Capacitance is specified at both 0 V and 2.5 V reverse bias to reflect real-world signal integrity impact on high-speed interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage | 5.0 V - sets maximum continuous DC or peak AC signal voltage the protected line can carry without triggering conduction |
| Breakdown Voltage | 6.2–7.2 V at 1 mA - defines onset of avalanche conduction; ensures reliable turn-on before downstream IC damage thresholds |
| Clamp Voltage | ≤16 V at 10 A IPP - limits transient voltage seen by connected ICs during ESD or surge events |
| Capacitance (Line–GND) | 54–70 pF at 1 MHz - directly impacts signal rise time and insertion loss on USB 2.0 or UART lines |
| ESD Rating (IEC 61000-4-2) | 15 kV air / 8 kV contact - meets industrial and consumer end-equipment immunity requirements |
| Peak Pulse Power | 90 W (8/20 µs) - sustains short-duration surges from cable discharge or lightning-induced coupling |
| Operating Temperature | −40°C to +125°C - supports deployment in battery-powered devices and thermally demanding enclosures |
Pinout & Package
SOT-563 (Case 463A, Style 6) is a 6-pin, 1.7 mm × 1.3 mm × 0.6 mm surface-mount package with gull-wing leads and Pb-free finish. Pin 1 is marked with microdot or notch orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode (Line 1) | ESD protection path for first signal line; connects to I/O trace before connector |
| Pin 2 | Anode (Common) | Shared return node for all five TVS diodes; must connect to clean system ground plane |
| Pin 3 | Cathode (Line 2) | Independent protection path for second signal line; electrically isolated from other cathodes |
| Pin 4 | Cathode (Line 3) | Dedicated cathode for third line; enables discrete routing without shared impedance |
| Pin 5 | Cathode (Line 4) | Fourth protected line; maintains <100 mΩ path resistance to ground under clamp conditions |
| Pin 6 | Cathode (Line 5) | Fifth cathode; completes full 5-line coverage for multi-lane interfaces like parallel ports or camera buses |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic common-anode array | Integrates five TVS diodes in single die - eliminates inter-device timing skew and reduces PCB area by >40% vs. discrete solutions |
| Low clamping voltage | ≤16 V at 10 A peak current - keeps protected ICs (e.g., USB transceivers) safely below absolute maximum ratings during ESD events |
| Controlled line-to-GND capacitance | 54–70 pF at 1 MHz - balances ESD robustness with minimal signal distortion on 480 Mbps USB 2.0 links |
| Pb-free SOT-563 package | RoHS-compliant footprint with 0.5 mm pitch - supports automated reflow assembly and matches IPC-7351B land pattern requirements |
| Class 3B HBM ESD rating | Exceeds 8 kV human-body-model stress - qualifies for direct integration into smartphone button, touchscreen, and audio jack circuits |
Applications
| USB 2.0 Interface Protection | HDMI DDC Channel Protection |
|---|---|
Use Scenario: Protecting USB data lines (D+, D−) and ID/VBUS traces against ESD from hot-plug events and user handling. IC Role / Device Role / Timing Role: Bidirectional TVS array placed immediately adjacent to USB connector, clamping transients before they reach the USB PHY IC. Use Value: Prevents latch-up or gate oxide damage in USB controllers by limiting clamped voltage to ≤16 V during 8 kV contact discharge. | Use Scenario: Safeguarding HDMI Display Data Channel (DDC) lines (SCL/SDA) from ESD during cable insertion and removal. IC Role / Device Role / Timing Role: Low-capacitance TVS array ensuring DDC signal integrity remains intact while meeting IEC 61000-4-2 Level 4 immunity. Use Value: Maintains reliable EDID communication at 100 kHz clock rate with <70 pF added capacitance per line. |
| Smartphone Button & Keypad Lines | Industrial Serial Port (RS-232/485) |
Use Scenario: Shielding mechanical button, volume rocker, and home key traces from user-induced ESD in compact handheld enclosures. IC Role / Device Role / Timing Role: Five-cathode array assigned to five independent keypad scan lines, sharing single anode ground return. Use Value: Enables full front-panel ESD protection using one device instead of five discrete TVS diodes - saving 2.5 mm² PCB area. | Use Scenario: Protecting RS-232 TX/RX/CTS/RTS/DSR signal pairs and RS-485 differential lines in factory automation terminals. IC Role / Device Role / Timing Role: Common-anode configuration allows grouped protection of multiple control lines with matched clamping behavior. Use Value: Ensures interoperability with legacy industrial equipment by sustaining 90 W surge pulses without degradation over 10⁵ events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z5.0T1G | Single-line SOD-523 TVS; 5.0 V VRWM, 12.5 V clamping at 1 A; 30 pF capacitance | Requires five separate placements for 5-line protection; lower capacitance but higher layout complexity | Preferred when board space permits discrete placement and ultra-low capacitance (<35 pF) is critical for >1 Gbps interfaces |
| SP1006-04UTG | 4-line μDFN package; 5.5 V VRWM, 14 V clamping at 10 A; 15 pF typical capacitance | Covers only four lines; lacks fifth cathode; smaller 1.0 mm × 0.6 mm footprint | Selected when protecting quad-signal buses (e.g., MIPI D-PHY lanes) where fifth line is unused or separately protected |
Compared with ESD5Z5.0T1G and SP1006-04UTG, the NUP5120X6T2 uniquely delivers five-line protection in a single SOT-563 footprint with balanced clamping and verified 8 kV contact ESD performance - making it optimal for cost-sensitive, space-constrained USB and serial interface designs requiring full-line coverage.
Availability
NUP5120X6T2 is available at Aetrix Electronics and suitable for USB interface protection, HDMI DDC safeguarding, and smartphone keypad ESD hardening requiring stable component supply across high-volume consumer electronics production.
Supply support for NUP5120X6T2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud computing, and portable electronics.
The NUP5120X6T2 belongs to onsemi's transient voltage suppressor array product line, engineered specifically for high-density ESD protection of multi-line digital interfaces in handheld and IoT edge devices.
FAQ
What is the maximum clamping voltage of the NUP5120X6T2 under a 10 A transient current?
The NUP5120X6T2 exhibits a maximum clamping voltage of 16 V when subjected to a 10 A peak pulse current (8/20 µs waveform), as confirmed in Figure 3 of the official datasheet. This value ensures downstream ICs remain within safe operating limits during ESD events. The NUP5120X6T2 achieves this via low-impedance avalanche conduction, and its clamping performance is validated across the full −40°C to +125°C operating range.
Does the NUP5120X6T2 support IEC 61000-4-2 Level 4 ESD immunity?
Yes, the NUP5120X6T2 is rated for 15 kV air discharge and 8 kV contact discharge per IEC 61000-4-2, satisfying Level 4 - the highest immunity class defined in the standard. This rating is measured on the packaged device and applies to all five protected lines simultaneously. The NUP5120X6T2 achieves this through optimized junction design and monolithic integration, not external circuitry.
How many signal lines can the NUP5120X6T2 protect, and what is the pin configuration?
The NUP5120X6T2 protects exactly five independent signal lines using a common-anode architecture: Pins 1, 3, 4, 5, and 6 serve as individual cathodes, while Pin 2 is the shared anode. This configuration is explicitly defined in the "PIN ASSIGNMENT" section and marking diagram of the NUP5120X6T2 datasheet. No sixth functional line is supported.
What is the typical capacitance of the NUP5120X6T2, and how does it affect high-speed signals?
The NUP5120X6T2 has a typical capacitance of 54–70 pF per line (measured line-to-ground at 1 MHz), depending on applied reverse bias. At 0 V bias, capacitance is ~70 pF; at 2.5 V, it drops to ~54 pF. This range is optimized to suppress ESD without degrading rise times on USB 2.0 (480 Mbps) or UART (3 Mbps) signals. The NUP5120X6T2's capacitance is characterized and guaranteed across temperature and voltage, not estimated.
Is the NUP5120X6T2 RoHS compliant and lead-free?
Yes, the NUP5120X6T2 is a certified Pb-free device, as stated in the "Features" section and "ORDERING INFORMATION" table of its datasheet. It complies with RoHS Directive 2011/65/EU and uses matte tin lead finish. The "G" suffix in part numbers like NUP5120X6T2G explicitly denotes Pb-free packaging, and the SOT-563 case meets JEDEC J-STD-020 moisture sensitivity level 1 requirements.
NUP5120X6T2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-563, SOT-666
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6.2V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- 90W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 54pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-563
NUP5120X6T2 FAQ
1.How can I place an order for NUP5120X6T2 through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP5120X6T2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP5120X6T2 reliable?
The price and inventory of NUP5120X6T2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP5120X6T2 is usually 5 days.
3.What payment methods are accepted for NUP5120X6T2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP5120X6T2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP5120X6T2?
NUP5120X6T2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP5120X6T2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP5120X6T2?
For technical support, including NUP5120X6T2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP5120X6T2 requirements.
6.How does Aetrix verify that NUP5120X6T2 is sourced from the original manufacturer or authorized distributors?
All NUP5120X6T2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP5120X6T2 meets industry standards.
7.What is the process for return or replacement of NUP5120X6T2?
All NUP5120X6T2 units undergo pre-shipment inspection (PSI). If there is an issue with NUP5120X6T2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP5120X6T2 part is unused and in its original packaging.
Return procedure for NUP5120X6T2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP5120X6T2 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

