My Inquiry
My Account
onsemi NUP8020X6T1G
- Part No.:
- NUP8020X6T1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- -
- Datasheet:
-
NUP8020X6T1G.pdf
- Description:
- TRANS VOLTAGE SUPPRESSOR DIODE,
- Quantity:
- Payment:
- Shipping:
Inventory:44,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUP8020X6T1G from onsemi is a 5-line monolithic transient voltage suppressor (TVS) array in SOT-563 package, featuring common-anode configuration with 5.0 V reverse working voltage, 6.2–7.2 V breakdown voltage at 1 mA, and 54–70 pF line-to-ground capacitance at 1 MHz; it delivers 90 W peak power dissipation for ESD and surge protection in high-speed data lines of portable electronics.
For engineers reviewing the NUP8020X6T1G datasheet, pinout, applications, or equivalent options, key selection criteria include IEC 61000-4-2 compliance (15 kV air / 8 kV contact), HBM ESD rating >16 kV, machine model rating >400 V, low clamping voltage under 12 A peak current, and SOT-563 footprint compatibility with space-constrained USB/UART/SDIO interfaces.
Technical Context
The NUP8020X6T1G implements a single common-anode silicon avalanche diode structure protecting five independent cathode lines - pins 1, 3, 4, 5, and 6 - against fast transients while maintaining low capacitance for signal integrity. Its design targets sub-10 ns response time and stable clamping performance across −40°C to +125°C junction temperature range.
It operates with a 5.0 V VRWM, ensuring compatibility with 3.3 V and 5 V logic systems, and achieves <0.5 µA reverse leakage at 3 V, minimizing standby power loss. The device meets Class 3B HBM (>16 kV) and Class C MM (>400 V) requirements without external biasing or control circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage | 5.0 V - matches nominal 3.3 V/5 V I/O rail voltage, prevents false triggering during normal operation |
| Breakdown Voltage | 6.2–7.2 V at 1 mA - defines minimum overvoltage threshold before avalanche conduction begins |
| Clamp Voltage | ≤12 V at 10 A IPP - limits maximum voltage seen by protected IC during 8/20 µs surge event |
| Capacitance | 54–70 pF at 1 MHz - low enough for USB 2.0, UART, and SDIO signal integrity preservation |
| ESD Rating | 15 kV air / 8 kV contact per IEC 61000-4-2 - exceeds industrial immunity requirements for handheld ports |
| Peak Power | 90 W (8/20 µs) - sustains transient energy without degradation in typical board-level surges |
| Operating Temp | −40°C to +125°C - supports automotive cabin, industrial edge, and consumer portable environments |
Pinout & Package
SOT-563 (Case 463A, Style 6) is a 6-pin, surface-mount plastic package measuring 1.6 × 1.2 × 0.6 mm with gull-wing leads and Pb-free finish. It enables high-density placement on compact PCBs for multi-line I/O protection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | Protected line 1 output - connects to first data line (e.g., USB D+) |
| 2 | Anode | Common anode node - ties to system ground plane for all five TVS paths |
| 3 | Cathode | Protected line 2 output - connects to second data line (e.g., USB D−) |
| 4 | Cathode | Protected line 3 output - used for auxiliary signal like UART TX |
| 5 | Cathode | Protected line 4 output - used for auxiliary signal like UART RX |
| 6 | Cathode | Protected line 5 output - reserved for additional interface such as SDIO CMD or CLK |
Key Features
| Feature | Design Value |
|---|---|
| 5-line monolithic integration | Reduces PCB area by >60% vs. discrete TVS diodes; eliminates inter-trace coupling risk |
| IEC 61000-4-2 certified | Validated 15 kV air / 8 kV contact discharge immunity - no requalification needed for CE/FCC certification |
| Low 54–70 pF capacitance | Preserves signal rise/fall times in 480 Mbps USB 2.0 and 3 Mbps UART links |
| Pb-free SOT-563 package | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 |
| Common-anode architecture | Enables single-point grounding for consistent ESD return path and simplified layout routing |
Applications
| USB 2.0 Interface Protection | UART/I²C Port Protection |
|---|---|
Use Scenario: Protecting USB D+/D− lines on smartphone dock connectors exposed to repeated hot-plug and ESD events. IC Role / Device Role / Timing Role: Transient voltage suppressor array providing bidirectional clamping between data lines and ground. Use Value: Prevents latch-up or gate oxide damage in USB PHY ICs during ±8 kV contact ESD events per IEC 61000-4-2. | Use Scenario: Securing UART TX/RX and I²C SDA/SCL traces in industrial sensor nodes connected to noisy field buses. IC Role / Device Role / Timing Role: Low-capacitance TVS array shunting fast transients before they reach microcontroller GPIOs. Use Value: Maintains <1 ns propagation delay impact while suppressing >400 V machine-model discharges without signal distortion. |
| SDIO/MMC Card Slot Protection | Notebook Internal Peripherals |
Use Scenario: Shielding SDIO CMD, CLK, DAT0–DAT3 lines in embedded Wi-Fi modules where card insertion causes triboelectric charging. IC Role / Device Role / Timing Role: Five-channel line-to-ground TVS with matched capacitance ensuring timing skew <5 ps across all lanes. Use Value: Enables reliable 50 MHz SDIO clock operation with <0.5% duty cycle distortion under 10 A surge conditions. | Use Scenario: Protecting internal touchpad, webcam, and audio codec interfaces inside ultra-thin notebook chassis with limited ESD shielding. IC Role / Device Role / Timing Role: Compact SOT-563 array placed directly at connector entry points to intercept transients before reaching SoC I/O pads. Use Value: Achieves system-level pass on IEC 61000-4-2 Level 4 (8 kV contact) without adding ferrites or shielding cans. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD6E001DRBR | 6-line, 3.3 V VRWM, lower 3.5 pF capacitance, same SOT-563 package | Better suited for high-speed USB 3.0 or MIPI D-PHY where sub-5 pF is required | Select when protecting >1 Gbps differential interfaces; not drop-in for 5 V systems due to lower VRWM |
| ESD5Z5.0T1G | Single-line, 5.0 V VRWM, 120 pF capacitance, SOD-523 package | Requires five separate placements; higher capacitance limits use to low-speed GPIO only | Choose only if board layout allows discrete placement and signal bandwidth <10 MHz |
Compared with TPD6E001DRBR and ESD5Z5.0T1G, the NUP8020X6T1G uniquely balances 5-line integration, 5.0 V VRWM compatibility, and 54–70 pF capacitance - making it optimal for cost-sensitive, space-constrained 3.3 V/5 V mixed-signal interfaces where moderate speed and robust ESD immunity are jointly required.
Availability
NUP8020X6T1G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, UART/I²C port hardening, and SDIO/MMC card slot safeguarding requiring stable component supply across production lifecycles.
Supply support for NUP8020X6T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NUP8020X6T1G belongs to onsemi's transient voltage suppressor array product line, engineered specifically for high-density, multi-line ESD and surge protection in portable and embedded systems with strict PCB area constraints.
FAQ
What is the maximum clamping voltage of the NUP8020X6T1G at 10 A peak current?
The NUP8020X6T1G exhibits a maximum clamping voltage of 12 V at 10 A peak pulse current (8/20 µs waveform), as specified in the device's electrical characteristics table. This value ensures downstream ICs experience limited overvoltage stress during surge events. The NUP8020X6T1G maintains this clamping performance across its full operating temperature range of −40°C to +125°C, supporting reliable protection in demanding thermal environments.
Does the NUP8020X6T1G support IEC 61000-4-2 Level 4 ESD immunity?
Yes, the NUP8020X6T1G is fully compliant with IEC 61000-4-2, achieving 15 kV air discharge and 8 kV contact discharge - exceeding Level 4 (8 kV contact) requirements. This certification is validated per standard test methodology and applies to all five protected lines simultaneously. The NUP8020X6T1G delivers this performance without derating or external components, making it suitable for end-product ESD certification testing.
Can the NUP8020X6T1G be used to protect 5 V logic interfaces?
Yes, the NUP8020X6T1G has a 5.0 V reverse working voltage (VRWM), making it compatible with standard 5 V digital interfaces such as parallel ports, legacy UARTs, and 5 V SDIO. Its breakdown voltage starts at 6.2 V, providing sufficient margin above the 5 V rail while preventing false triggering during normal operation. The NUP8020X6T1G also supports 3.3 V systems due to its low leakage (<0.5 µA at 3 V) and tight clamping behavior.
What is the thermal resistance (RθJA) of the NUP8020X6T1G in SOT-563 package?
The NUP8020X6T1G does not specify RθJA in its official datasheet (NUP8020X6/D, Rev. 0). Thermal performance is characterized via junction temperature limits (−40°C to +125°C) and power derating curves - showing 100% rated power at 25°C ambient, decreasing linearly to ~40% at 125°C. For layout-dependent thermal optimization, the NUP8020X6T1G benefits from direct copper pour connection to pin 2 (anode/ground) and minimal trace length to protected lines.
Is the NUP8020X6T1G pin-compatible with other onsemi 5-line TVS arrays like NUP4201MR6T1G?
No, the NUP8020X6T1G is not pin-compatible with NUP4201MR6T1G. While both are 5-line TVS arrays in SOT-563 packages, the NUP4201MR6T1G uses a common-cathode configuration (pin 2 = cathode), whereas the NUP8020X6T1G uses common-anode (pin 2 = anode). This fundamental topology difference means swapping them requires PCB redesign. The NUP8020X6T1G pinout is fixed per its marking diagram: pins 1/3/4/5/6 = cathodes, pin 2 = anode.
NUP8020X6T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Unidirectional Channels:
- -
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- -
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- -
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
NUP8020X6T1G FAQ
1.How can I place an order for NUP8020X6T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NUP8020X6T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUP8020X6T1G reliable?
The price and inventory of NUP8020X6T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUP8020X6T1G is usually 5 days.
3.What payment methods are accepted for NUP8020X6T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUP8020X6T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUP8020X6T1G?
NUP8020X6T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUP8020X6T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUP8020X6T1G?
For technical support, including NUP8020X6T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUP8020X6T1G requirements.
6.How does Aetrix verify that NUP8020X6T1G is sourced from the original manufacturer or authorized distributors?
All NUP8020X6T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUP8020X6T1G meets industry standards.
7.What is the process for return or replacement of NUP8020X6T1G?
All NUP8020X6T1G units undergo pre-shipment inspection (PSI). If there is an issue with NUP8020X6T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUP8020X6T1G part is unused and in its original packaging.
Return procedure for NUP8020X6T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUP8020X6T1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
