onsemi NZQA5V6AXV5T1
- Part No.:
- NZQA5V6AXV5T1
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-553
- Datasheet:
-
NZQA5V6AXV5T1.pdf
- Description:
- TVS DIODE 3VWM 13VC SOT553
- Quantity:
- Payment:

- Shipping:

Inventory:7,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NZQA5V6AXV5T1 from onsemi is a quad unidirectional ESD protection diode array in SOT-553 package, featuring 3.0 V stand-off voltage, 5.6 V nominal breakdown voltage (at 1 mA), clamping voltage ≤13 V at 16 A peak pulse current, and IEC 61000-4-2 Level 4 (±8 kV contact) ESD compliance. It protects four independent signal lines in space-constrained interfaces such as USB 1.1/2.0 full-speed ports.
For engineers reviewing the NZQA5V6AXV5T1 datasheet, pinout, applications, or equivalent options, key selection criteria include clamping performance under IEC 61000-4-2 waveform, low leakage (<1.0 µA at VRWM), 7.0 pF typical capacitance at 0 V bias, and compatibility with FR-4 PCB layouts requiring minimal board area.
Technical Context
This device implements four independent silicon avalanche diodes configured as cathode-to-line, common-anode architecture - enabling bidirectional transient suppression per line while maintaining unidirectional conduction path relative to the shared anode. Each channel operates with 3.0 V working peak reverse voltage and exhibits <1.0 µA reverse leakage at rated VRWM.
The clamping behavior is characterized using the standardized 8/20 µs surge waveform and IEC 61000-4-2 ESD pulse; it delivers ≤13 V clamping at 16 A IPP, with thermal derating governed by RJA = 327 °C/W on FR-4 board. Its 7.0 pF capacitance at 0 V supports high-speed data lines up to USB Full Speed (12 Mbps) without signal integrity degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Stand-off Voltage | 3.0 V - Maximum continuous reverse voltage before significant leakage; sets minimum operating margin for protected signal lines. |
| Breakdown Voltage (VBR) | 5.3–5.9 V @ 1 mA - Defined knee of avalanche conduction; ensures reliable turn-on before IC damage thresholds. |
| Clamping Voltage (VC) | ≤13 V @ 16 A IPP - Peak voltage seen by protected circuit during IEC 61000-4-2 8 kV contact discharge. |
| Capacitance (0 V) | 7.0 pF typical - Low enough to avoid signal distortion on USB Full Speed and parallel port lines. |
| ESD Rating | IEC 61000-4-2 Level 4 (±8 kV contact) - Validated immunity for end-equipment compliance testing. |
| Leakage Current | ≤1.0 µA @ 3.0 V - Minimizes standby power loss and avoids false triggering in high-impedance circuits. |
| Package | SOT-553 (CASE 463B) - 5-pin, 1.6 mm × 1.2 mm footprint; enables ultra-dense layout for multi-line protection. |
Pinout & Package
SOT-553 package: 5-lead plastic surface-mount package with gull-wing leads, dimensions 1.60 mm × 1.20 mm × 0.60 mm (L × W × H), thermal resistance RJA = 327 °C/W on FR-4 board with minimum pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode 1 | Protected line 1 return path to common anode; connects to first I/O trace requiring ESD clamp. |
| 2 | Common Anode | Shared anode node tied to system ground or local reference; carries aggregate surge current from all four channels. |
| 3 | Cathode 2 | Protected line 2 return path; electrically isolated from Cathode 1 but shares same clamping threshold and leakage profile. |
| 4 | Cathode 3 | Protected line 3 return path; identical electrical characteristics to Pins 1 and 3; supports daisy-chained or independent routing. |
| 5 | Cathode 4 | Protected line 4 return path; completes quad-channel configuration; enables single-package protection for D+/D−/Vbus/GND or similar 4-signal groups. |
Key Features
| Feature | Design Value |
|---|---|
| Quad unidirectional configuration | Four independent cathode terminals sharing one anode - eliminates cross-talk between protected lines while minimizing ground bounce. |
| Low clamping voltage (≤13 V) | Ensures downstream logic ICs (e.g., USB transceivers) remain below absolute maximum ratings during ±8 kV ESD events. |
| 7.0 pF capacitance @ 0 V | Preserves signal rise/fall times on 12 Mbps USB lines; avoids timing skew or bit errors in serial communication. |
| Pb-free SOT-553 package | RoHS-compliant construction with standard reflow profile compatibility; no lead finish concerns for automated assembly. |
| USB 1.1/2.0 Full Speed compliance | Validated electrical behavior meets signal integrity and ESD immunity requirements for certified USB peripheral interfaces. |
Applications
| USB Full-Speed Interface Protection | Parallel Port ESD Shielding |
|---|---|
Use Scenario: Protecting D+, D−, VBUS, and GND pins of a USB 2.0 upstream port against contact ESD per IEC 61000-4-2 Level 4. IC Role / Device Role / Timing Role: Transient voltage suppressor placed directly at connector entry point, clamping surges before they reach the USB PHY IC. Use Value: Prevents latch-up or gate oxide damage in USB transceivers by limiting voltage excursion to ≤13 V during 8 kV discharges. |
Use Scenario: Safeguarding 25-pin DB-25 parallel printer port signals (STROBE, ACK, BUSY, etc.) in industrial control panels. IC Role / Device Role / Timing Role: Line-level ESD clamp on each active signal line, referenced to chassis ground via common anode. Use Value: Maintains data integrity during field maintenance where operators frequently plug/unplug cables in ungrounded environments. |
| Notebook Internal I/O Protection | Medical Sensor Interface Guarding |
Use Scenario: Securing internal debug headers (e.g., UART TX/RX, I²C SDA/SCL, GPIO, RESET) on laptop motherboard flex connectors. IC Role / Device Role / Timing Role: Localized ESD sink at board edge, minimizing trace inductance between clamp and protected node. Use Value: Reduces risk of latent failures during manufacturing handling or service technician probing with non-ESD-safe tools. |
Use Scenario: Protecting analog front-end inputs (e.g., ECG electrode leads, temperature sensor outputs) in portable diagnostic devices. IC Role / Device Role / Timing Role: High-impedance signal line protector with sub-µA leakage to avoid loading sensitive biopotential amplifiers. Use Value: Preserves DC accuracy and low-noise performance while meeting IEC 60601-1-2 ESD immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5V3U4-2/TR | Higher stand-off voltage (5.0 V), lower clamping (≤10.5 V @ 12 A), 12 pF capacitance - optimized for higher-voltage logic rails. | Better suited for 5 V tolerant I/Os; less ideal for 3.3 V USB due to reduced margin below VBR. | Select when protecting mixed-voltage interfaces where 5 V tolerance is required and higher capacitance is acceptable. |
| TPD4E05U06DQAR | Lower capacitance (0.5 pF @ 0 V), same 3.3 V stand-off, but only 3-channel configuration - requires two devices for quad-line coverage. | Superior for high-speed differential pairs (e.g., USB 2.0 HS); not pin-compatible and increases BOM count. | Choose for designs prioritizing signal integrity over component count, especially where >480 Mbps operation is needed. |
Compared with ESD5V3U4-2/TR and TPD4E05U06DQAR, NZQA5V6AXV5T1 offers optimal balance of low clamping, moderate capacitance, and true quad-channel integration in the smallest footprint - making it preferred for cost-sensitive, space-constrained USB and parallel port designs.
Availability
NZQA5V6AXV5T1 is available at Aetrix Electronics and suitable for USB interface protection, parallel port hardening, and notebook internal I/O safeguarding requiring stable component supply across production lifecycles.
Supply support for NZQA5V6AXV5T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NZQA5V6AXV5T1 belongs to onsemi's ESD protection diode family designed specifically for compact, high-reliability transient suppression in high-volume data interface applications - emphasizing low clamping, predictable failure mode, and manufacturability.
FAQ
What is the maximum peak pulse current rating for NZQA5V6AXV5T1?
The NZQA5V6AXV5T1 is rated for 16 A maximum reverse peak pulse current (IPP) under the 8/20 µs surge waveform per IEC 61000-4-5. This value corresponds to the test condition used to specify its 13 V clamping voltage and reflects single-event survivability - not repetitive surge capability. Derating applies above 25°C ambient per the published power derating curve.
Does NZQA5V6AXV5T1 support bidirectional ESD protection?
No, NZQA5V6AXV5T1 implements a quad unidirectional configuration: each of the four cathodes connects to a protected line, while the common anode ties to ground. It clamps positive transients on signal lines relative to ground but does not protect against negative excursions beyond the forward voltage drop (~0.8 V). For true bidirectional protection, a dual-rail array like NZQ6V8AXV5 would be required.
Can NZQA5V6AXV5T1 be used on 5 V logic lines?
NZQA5V6AXV5T1 has a 3.0 V working peak reverse voltage (VRWM) and 5.6 V nominal breakdown voltage, making it unsuitable for direct use on 5 V logic rails - sustained 5 V bias would cause excessive leakage and potential thermal runaway. It is engineered for 3.3 V systems such as USB Full Speed, where VRWM provides adequate margin above nominal signaling levels.
What is the thermal resistance of NZQA5V6AXV5T1 on a standard PCB?
The NZQA5V6AXV5T1 has a junction-to-ambient thermal resistance (RJA) of 327 °C/W when mounted on a standard FR-4 board with minimum copper pad area. This value assumes no additional thermal vias or copper pour; adding thermal relief or stitching vias can reduce RJA by up to 30%, improving surge energy handling during repeated ESD events.
Is NZQA5V6AXV5T1 compliant with RoHS and REACH regulations?
Yes, NZQA5V6AXV5T1 is a Pb-free device manufactured in accordance with RoHS Directive 2011/65/EU and fully compliant with REACH Regulation (EC) No. 1907/2006. The SOT-553 package uses matte tin lead finish, and material declarations confirm absence of SVHC substances above threshold limits - documentation is available via onsemi's product compliance portal.
NZQA5V6AXV5T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-553
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3V
- Voltage - Breakdown (Min):
- 5.3V
- Voltage - Clamping (Max) @ Ipp:
- 13V
- Current - Peak Pulse (10/1000µs):
- 1.6A (8/20µs)
- Power - Peak Pulse:
- 20W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 13pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-553
NZQA5V6AXV5T1 FAQ
1.How can I place an order for NZQA5V6AXV5T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for NZQA5V6AXV5T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NZQA5V6AXV5T1 reliable?
The price and inventory of NZQA5V6AXV5T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NZQA5V6AXV5T1 is usually 5 days.
3.What payment methods are accepted for NZQA5V6AXV5T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NZQA5V6AXV5T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NZQA5V6AXV5T1?
NZQA5V6AXV5T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NZQA5V6AXV5T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NZQA5V6AXV5T1?
For technical support, including NZQA5V6AXV5T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NZQA5V6AXV5T1 requirements.
6.How does Aetrix verify that NZQA5V6AXV5T1 is sourced from the original manufacturer or authorized distributors?
All NZQA5V6AXV5T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NZQA5V6AXV5T1 meets industry standards.
7.What is the process for return or replacement of NZQA5V6AXV5T1?
All NZQA5V6AXV5T1 units undergo pre-shipment inspection (PSI). If there is an issue with NZQA5V6AXV5T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NZQA5V6AXV5T1 part is unused and in its original packaging.
Return procedure for NZQA5V6AXV5T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NZQA5V6AXV5T1 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
