Vishay General Semiconductor - Diodes Division P6SMB130CA-M3/52
- Part No.:
- P6SMB130CA-M3/52
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
P6SMB130CA-M3/52.pdf
- Description:
- TVS DIODE 111VWM 179VC DO214AA
- Quantity:
- Payment:

- Shipping:

Inventory:8,518
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P6SMB130CA-M3/52 from Vishay General Semiconductor is a bidirectional surface-mount Transient Voltage Suppressor (TVS) diode in SMB (DO-214AA) package, rated for 130 V standoff voltage (VWM), 179 V clamping voltage (VC) at 3.4 A peak pulse current (IPPM), and 600 W peak pulse power (PPPM) with 10/1000 μs waveform. It protects signal lines and power rails in automotive sensor interfaces, industrial I/O modules, and telecom line cards against ESD and inductive switching transients.
For engineers reviewing the P6SMB130CA-M3/52 datasheet, P6SMB130CA-M3/52 pinout, P6SMB130CA-M3/52 application, or P6SMB130CA-M3/52 equivalent, key selection criteria include bidirectional clamping capability, 179 V VC under 3.4 A surge, halogen-free RoHS compliance (M3 suffix), AEC-Q101 qualification eligibility, and SMB package thermal performance (RθJA = 100 °C/W).
Technical Context
This bidirectional TVS operates symmetrically across both polarities, delivering identical clamping behavior in forward and reverse directions. Its glass-passivated junction ensures stable breakdown characteristics and low leakage (<1.0 μA at VWM), while the 10/1000 μs waveform rating reflects standardized surge immunity testing per IEC 61000-4-5.
The device achieves fast response time (<1.0 ns) and low incremental surge resistance, enabling effective suppression of sub-microsecond transients. Its M3 suffix confirms halogen-free, RoHS-compliant construction with JESD201 Class 2 whisker resistance and MSL Level 1 moisture sensitivity rating (peak reflow 260 °C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM (Stand-off Voltage) | 111 V - Maximum continuous reverse voltage before clamping begins; defines operating margin below breakdown. |
| VBR (Breakdown Voltage) | 124–137 V at 1.0 mA - Confirmed avalanche onset range; ensures predictable turn-on during overvoltage events. |
| VC (Clamping Voltage) | 179 V at IPPM = 3.4 A - Peak voltage seen by protected circuit during 600 W transient; determines safe IC stress level. |
| PPPM (Peak Pulse Power) | 600 W - Sustained energy absorption capability with 10/1000 μs waveform; meets industrial surge immunity standards. |
| ID (Reverse Leakage) | ≤1.0 μA at 111 V - Minimal standby current; avoids signal distortion or battery drain in high-impedance circuits. |
| TJ max | 150 °C - Maximum junction temperature; supports operation in under-hood automotive and industrial environments. |
| RθJA | 100 °C/W - Thermal resistance to ambient on standard 0.2" × 0.2" copper pads; guides PCB thermal layout design. |
Pinout & Package
Package: SMB (DO-214AA), surface-mount, halogen-free, RoHS-compliant (M3 suffix), MSL Level 1, matte tin-plated leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Cathode / Anode (Bidirectional) | Non-polarized terminals | No polarity marking; symmetrical conduction enables placement without orientation check on PCB. |
Key Features
| Feature | Design Value |
|---|---|
| 600 W peak pulse power (10/1000 μs) | Enables robust protection against IEC 61000-4-5 Level 4 surges (4 kV line-to-earth) without derating. |
| Bidirectional clamping symmetry | Eliminates need for polarity-aware layout; simplifies routing on differential or AC-coupled signal paths. |
| Glass passivated junction | Ensures long-term stability of VBR and low parametric drift over temperature and lifetime. |
| MSL Level 1, 260 °C peak reflow | Supports standard lead-free SMT assembly without pre-baking or special handling. |
| AEC-Q101 qualification path | Base ordering code HM3_X enables automotive-grade qualification; P6SMB130CA-M3/52 shares same die and process. |
Applications
| Automotive Sensor Interface | Industrial PLC Analog Input |
|---|---|
Use Scenario: Protecting CAN/LIN bus transceivers and Hall-effect sensor outputs from load dump and ISO 7637-2 pulses. IC Role / Device Role / Timing Role: Bidirectional voltage clamp placed directly at connector entry point. Use Value: Limits transient voltage to ≤179 V, preventing damage to 12 V rail-connected ASICs and maintaining signal integrity during 100 V/50 ms surges. |
Use Scenario: Shielding 4–20 mA current loop inputs from field wiring induced transients in factory automation cabinets. IC Role / Device Role / Timing Role: Primary overvoltage shunt element across input terminals, upstream of precision op-amp front-end. Use Value: Clamps 1 kV/50 Ω surge to <180 V within <1 ns, preserving 16-bit ADC accuracy and avoiding input stage saturation. |
| Telecom Line Card Protection | Consumer Power Adapter ESD Guard |
Use Scenario: Safeguarding Ethernet PHY magnetics and PoE controller ICs from lightning-induced surges on RJ45 ports. IC Role / Device Role / Timing Role: Secondary-level TVS after gas discharge tube (GDT), absorbing residual energy post-GDT conduction. Use Value: Handles 600 W residual pulse with 179 V clamping, ensuring downstream PHY ICs see <200 V stress during combination wave (1.2/50 μs + 8/20 μs) events. |
Use Scenario: ESD protection on USB-C CC and VBUS lines in compact wall adapters subject to IEC 61000-4-2 ±15 kV contact discharge. IC Role / Device Role / Timing Role: Fast-response bidirectional clamp integrated into ultra-thin PCB stack-up with minimal trace inductance. Use Value: Sub-1 ns response and 179 V clamping prevent latch-up in USB PD controllers during repeated ±8 kV air discharge events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ130CA-T | Same VWM (111 V), VC = 219 V at 2.75 A; lower PPPM (600 W same), higher RθJA (120 °C/W) | Higher clamping voltage reduces protection margin for 3.3 V/5 V logic; better suited for 24 V systems | Select when higher VC tolerance is acceptable and SMB footprint must be retained without redesign. |
| 1.5KE130CA | Through-hole DO-201 package; same VWM/VC specs but larger size, higher IFSM (100 A), lower RθJA (60 °C/W) | Not suitable for dense SMT layouts; preferred for high-reliability power supply primary-side surge protection | Choose for legacy through-hole designs or where thermal mass improves sustained surge handling beyond 600 W single-event limit. |
Compared with SMBJ130CA-T, P6SMB130CA-M3/52 offers tighter clamping (179 V vs. 219 V) critical for low-voltage ICs; versus 1.5KE130CA, it enables miniaturized SMT implementation but requires careful thermal pad design due to higher RθJA.
Availability
P6SMB130CA-M3/52 is available at Aetrix Electronics and suitable for automotive sensor interfaces, industrial PLC analog inputs, and telecom line card protection requiring stable component supply, halogen-free compliance, and AEC-Q101 qualification readiness.
Supply support for P6SMB130CA-M3/52 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, MOSFETs, and protection devices with emphasis on reliability, efficiency, and application-specific optimization.
The P6SMB Series targets cost-sensitive, high-volume transient suppression needs in automotive, industrial, and communications equipment, balancing 600 W surge capability with SMB footprint constraints and automated assembly compatibility.
FAQ
What does the "CA" suffix indicate in P6SMB130CA-M3/52?
The "CA" suffix in P6SMB130CA-M3/52 denotes a bidirectional configuration, meaning the device provides symmetrical transient voltage suppression in both polarities. Unlike unidirectional variants (e.g., P6SMB130A), P6SMB130CA-M3/52 has no cathode band marking and functions identically whether voltage is applied positive-to-negative or negative-to-positive across its terminals, making it ideal for AC signal lines and differential buses.
Is P6SMB130CA-M3/52 qualified to AEC-Q101?
P6SMB130CA-M3/52 itself is not AEC-Q101 qualified, but it shares the same die and process as the AEC-Q101-qualified variant P6SMB130CAHM3_B/H (or _I). The M3 suffix confirms halogen-free, RoHS-compliant construction and JESD201 Class 2 whisker resistance-key prerequisites for automotive qualification. Customers requiring full AEC-Q101 certification should specify the HM3_B/H or HM3_B/I ordering code instead of P6SMB130CA-M3/52.
What is the maximum clamping voltage of P6SMB130CA-M3/52 under surge conditions?
The maximum clamping voltage (VC) of P6SMB130CA-M3/52 is 179 V, measured at a peak pulse current (IPPM) of 3.4 A using the standard 10/1000 μs double-exponential waveform. This value represents the highest voltage the device allows to pass through to the protected circuit during a 600 W transient event, directly defining the overvoltage stress imposed on downstream components such as microcontrollers or interface ICs.
How does the SMB package of P6SMB130CA-M3/52 affect thermal performance?
The SMB (DO-214AA) package of P6SMB130CA-M3/52 has a typical junction-to-ambient thermal resistance (RθJA) of 100 °C/W when mounted on 0.2" × 0.2" (5.0 mm × 5.0 mm) copper pads per terminal. This means each watt of dissipated power raises the junction temperature by 100 °C above ambient-requiring careful PCB layout with adequate copper area to maintain TJ ≤ 150 °C during repetitive surges. Larger pads or internal planes can reduce RθJA, but the base specification assumes minimal recommended land pattern.
Can P6SMB130CA-M3/52 replace P6SMB130A in an existing design?
No-P6SMB130CA-M3/52 cannot directly replace unidirectional P6SMB130A without circuit review. While both share identical VWM (111 V), VBR (124–137 V), and VC (179 V), the CA version is bidirectional with no polarity marking, whereas the A version is unidirectional with a cathode band. Substituting P6SMB130CA-M3/52 in a unidirectional layout may cause unintended conduction during normal forward bias, risking malfunction. Verify system polarity requirements before interchange.
P6SMB130CA-M3/52 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AA, SMB
- Series:
- P6SMB, TransZorb®
- Packaging:
- Tape & Box (TB)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 111V
- Voltage - Breakdown (Min):
- 124V
- Voltage - Clamping (Max) @ Ipp:
- 179V
- Current - Peak Pulse (10/1000µs):
- 3.4A
- Power - Peak Pulse:
- 600W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMBJ)
P6SMB130CA-M3/52 FAQ
1.How can I place an order for P6SMB130CA-M3/52 through Aetrix?
Please submit a Request for Quotation (RFQ) for P6SMB130CA-M3/52 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P6SMB130CA-M3/52 reliable?
The price and inventory of P6SMB130CA-M3/52 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P6SMB130CA-M3/52 is usually 5 days.
3.What payment methods are accepted for P6SMB130CA-M3/52?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P6SMB130CA-M3/52 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P6SMB130CA-M3/52?
P6SMB130CA-M3/52 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P6SMB130CA-M3/52 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P6SMB130CA-M3/52?
For technical support, including P6SMB130CA-M3/52 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P6SMB130CA-M3/52 requirements.
6.How does Aetrix verify that P6SMB130CA-M3/52 is sourced from the original manufacturer or authorized distributors?
All P6SMB130CA-M3/52 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P6SMB130CA-M3/52 meets industry standards.
7.What is the process for return or replacement of P6SMB130CA-M3/52?
All P6SMB130CA-M3/52 units undergo pre-shipment inspection (PSI). If there is an issue with P6SMB130CA-M3/52, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P6SMB130CA-M3/52 part is unused and in its original packaging.
Return procedure for P6SMB130CA-M3/52:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P6SMB130CA-M3/52 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

;;2.jpg)