My Inquiry
My Account
onsemi PACDN004SR
- Part No.:
- PACDN004SR
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
PACDN004SR.pdf
- Description:
- TVS DIODE 5.5VWM SOT143-4
- Quantity:
- Payment:
- Shipping:
Inventory:5,791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PACDN004SR from onsemi is a 2-channel ESD protection diode array in SOT-143 package, designed to clamp ±15 kV HBM and ±8 kV IEC 61000-4-2 contact discharge transients on I/O lines. It features 3 pF typical input capacitance, ±1.0 µA max leakage at ±0.1 V, and operates from 0–5.5 V supply (VP–VN). It is used for VGA port, camera video line, and portable device I/O protection.
For engineers reviewing the PACDN004SR datasheet, pinout, applications, or equivalent options, key selection criteria include channel count, clamping voltage under 15 kV HBM, low 3 pF loading capacitance for high-speed video signals, SOT-143 footprint compatibility, and RoHS-compliant Pb-free packaging.
Technical Context
The PACDN004SR implements rail-to-rail bidirectional clamping using two independent diode pairs - each channel steers ESD current to VP (positive rail) or VN (ground rail). Its architecture requires an external 0.22 µF ceramic bypass capacitor between VP and VN to suppress high-frequency transient energy and limit VCL rise caused by PCB trace inductance.
It operates within −40°C to +85°C, supports up to 6.0 V absolute maximum supply differential, and delivers ≤13.0 V positive/negative clamp voltage at 15 kV HBM. The device is AEC-Q101 qualified (SZ prefix variant), with low 0.65–0.95 V forward voltage enabling minimal signal distortion during normal operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (HBM) | ±15 kV per channel - meets MIL-STD-883 Method 3015 for robust handling in manufacturing and end-user environments |
| ESD Rating (IEC 61000-4-2) | ±8 kV contact / ±15 kV air - certified for Level 4 system-level immunity in consumer electronics |
| Input Capacitance | 3 pF typical @ 1 MHz - preserves signal integrity on VGA, camera video, and USB 2.0 lines |
| Leakage Current | ±1.0 µA max @ ±0.1 V - enables ultra-low power consumption in battery-powered portable devices |
| Clamp Voltage (VCL) | VP +13.0 V / VN −13.0 V @ 15 kV HBM - defines maximum transient overvoltage seen by protected ICs |
| Supply Range | 0–5.5 V (VP–VN) - compatible with 3.3 V and 5 V logic systems without level-shifting |
| Package | SOT-143 (Case 318A) - 2.9 mm × 1.3 mm footprint, surface-mount, RoHS-compliant lead-free finish |
Pinout & Package
SOT-143 (Case 318A) is a 4-pin, single-row surface-mount package with gull-wing leads. Dimensions: 2.90 mm × 1.30 mm × 1.07 mm (L × W × H), 0.95 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VN) | Ground Reference Rail | Common cathode connection point for negative clamping path; must be tied directly to system ground plane |
| 2 (CH1) | I/O Channel 1 | Protected signal line input/output - connects to first external interface (e.g., VGA red channel or camera data line) |
| 3 (CH2) | I/O Channel 2 | Protected signal line input/output - connects to second external interface (e.g., VGA green channel or camera clock) |
| 4 (VP) | Positive Supply Rail | Anode connection for positive clamping path; requires 0.22 µF ceramic bypass capacitor to VN for effective ESD energy absorption |
Key Features
| Feature | Design Value |
|---|---|
| Two independent ESD channels | Enables simultaneous protection of dual high-speed analog or digital I/O lines without shared impedance coupling |
| Rail-clamp topology with VP/VN terminals | Directs ESD current into power rails instead of ground-only paths, reducing ground bounce and improving system-level immunity |
| 3 pF typical input capacitance | Minimizes RC delay and signal attenuation on 25–100 MHz video and data lines (e.g., VGA, camera interfaces) |
| AEC-Q101 qualified variant (SZPACDN004SR) | Validated for automotive infotainment and display modules requiring extended temperature and reliability compliance |
| Pb-free, halogen-free, RoHS-compliant | Meets global environmental regulations and enables drop-in use in consumer, industrial, and medical-grade portable electronics |
Applications
| VGA Port Protection | Digital Camera Video Interface |
|---|---|
Use Scenario: Protecting RGB and sync lines of VGA output ports in notebook PCs and docking stations from user-handling ESD events. IC Role / Device Role / Timing Role: Bidirectional rail-clamp ESD suppressor placed at connector entry point, with VP tied to 3.3 V supply and VN to chassis ground. Use Value: Prevents latch-up or permanent damage to GPU output drivers while maintaining <3 pF loading to preserve 640×480@60 Hz signal fidelity. | Use Scenario: Safeguarding parallel video data lines (YUV/RGB) and pixel clock between image sensor and processor in compact digital cameras. IC Role / Device Role / Timing Role: Two-channel transient voltage suppressor mounted adjacent to camera flex connector, minimizing trace inductance between CH1/CH2 and sensor pins. Use Value: Ensures reliable operation under ±8 kV contact discharge without degrading 27 MHz pixel clock edge rates or introducing jitter. |
| Smartphone Display Interface | USB 2.0 Data Line Protection |
Use Scenario: Shielding MIPI D-PHY or LVDS display data lanes in smartphones against ESD during cable insertion or screen handling. IC Role / Device Role / Timing Role: Low-capacitance ESD array placed at display connector, with VP connected to display power rail and VN to shield ground. Use Value: Maintains signal integrity across 500+ Mbps differential lanes while meeting IEC 61000-4-2 Level 4 requirements. | Use Scenario: Adding secondary ESD protection on USB 2.0 D+ and D− lines downstream of integrated PHY ESD structures in host controllers. IC Role / Device Role / Timing Role: Discrete rail-clamp diode pair supplementing internal protection, with VP tied to 3.3 V I/O supply and VN to system ground. Use Value: Reduces risk of PHY damage during hot-plug events by lowering effective clamp impedance and limiting VCL to <13 V above rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 2-channel, 3.5 pF CIN, ±8 kV IEC contact, same SOT-553 package (smaller than SOT-143), no VP/VN supply pins - uses ground-only clamping | Lower profile (0.6 mm height) but higher capacitance; unsuitable where rail-to-rail clamping or low-inductance supply bypass is required | Select when board space is constrained and system ground is low-impedance; avoid if protecting high-speed analog lines sensitive to ground bounce |
| ESD5Z3.3T5G | Single-channel, 3.5 pF, ±12 kV HBM, SOD-523 package, no supply rails - unidirectional Zener-based clamp | Requires two devices for dual-line protection; lacks coordinated rail-clamp action and cannot achieve sub-13 V VCL under 15 kV HBM | Use only for cost-sensitive, low-speed digital I/O; not recommended for VGA, camera, or USB 2.0 due to higher VCL and no rail-synchronized clamping |
Compared with TPD2E001DRYR and ESD5Z3.3T5G, the PACDN004SR provides lower clamping voltage under high-energy transients, true rail-to-rail current steering, and verified performance on analog video lines - making it preferred for applications demanding both low capacitance and precise VCL control.
Availability
PACDN004SR is available at Aetrix Electronics and suitable for VGA port protection, digital camera video interfaces, smartphone display interconnects, USB 2.0 data line hardening, and portable computing I/O requiring stable component supply and RoHS-compliant sourcing.
Supply support for PACDN004SR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and consumer applications.
The PACDN004SR belongs to onsemi's ESD protection portfolio, engineered specifically for high-fidelity analog interface protection in space-constrained portable electronics - balancing ultra-low capacitance, high ESD robustness, and rail-synchronized clamping behavior.
FAQ
What is the maximum operating voltage range for the PACDN004SR?
The PACDN004SR supports an operating supply voltage range of 0 V to 5.5 V between VP and VN pins. Its absolute maximum rating is 6.0 V (VP – VN), beyond which device reliability is not guaranteed. This range ensures compatibility with standard 3.3 V and 5 V logic systems without additional level-shifting circuitry. The PACDN004SR must be biased within this window to maintain specified clamping performance and leakage characteristics.
Does the PACDN004SR require an external capacitor, and if so, what value and placement is recommended?
Yes, the PACDN004SR requires a 0.22 µF ceramic bypass capacitor between VP and VN pins to absorb high-frequency ESD energy and minimize VCL overshoot caused by PCB trace inductance. This capacitor must be placed as close as possible to the PACDN004SR's VP and VN pins - ideally within 2 mm - using short, wide traces. X7R or NP0 dielectrics are preferred; electrolytic capacitors are unsuitable due to poor high-frequency response.
How does the PACDN004SR differ from the PACDN006 in terms of functionality and layout?
The PACDN004SR and PACDN006 share identical electrical characteristics per channel, including ±15 kV HBM, ±8 kV IEC contact, 3 pF capacitance, and rail-clamp architecture. The PACDN004SR has two protected channels in SOT-143 (4-pin), while the PACDN006 offers six channels in SOT-23-6. They can be co-deployed on the same board to scale protection count without redesigning circuit behavior - the PACDN004SR is ideal for dual-line interfaces like VGA RGB or camera data/clock pairs.
Is the PACDN004SR suitable for protecting high-speed digital interfaces such as USB 2.0 or MIPI D-PHY?
Yes, the PACDN004SR is suitable for USB 2.0 and MIPI D-PHY data lines due to its 3 pF typical input capacitance, which introduces negligible signal degradation at 480 Mbps (USB 2.0) or 1 Gbps (D-PHY). Its rail-to-rail clamping maintains common-mode integrity better than ground-only suppressors. However, layout discipline - especially minimizing trace inductance and placing the PACDN004SR at the connector - is essential to preserve eye diagram margins under ESD stress.
What is the thermal derating behavior of the PACDN004SR at elevated ambient temperatures?
The PACDN004SR is rated for continuous operation from −40°C to +85°C. Its power dissipation capability decreases linearly above +25°C ambient, with full 225 mW package power rating valid only at TA ≤ +25°C. At +85°C, the maximum allowable power drops to approximately 135 mW. This derating ensures long-term reliability when deployed in thermally dense portable electronics enclosures where the PACDN004SR may experience localized heating near processors or displays.
PACDN004SR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143-4
PACDN004SR FAQ
1.How can I place an order for PACDN004SR through Aetrix?
Please submit a Request for Quotation (RFQ) for PACDN004SR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PACDN004SR reliable?
The price and inventory of PACDN004SR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PACDN004SR is usually 5 days.
3.What payment methods are accepted for PACDN004SR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PACDN004SR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PACDN004SR?
PACDN004SR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PACDN004SR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PACDN004SR?
For technical support, including PACDN004SR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PACDN004SR requirements.
6.How does Aetrix verify that PACDN004SR is sourced from the original manufacturer or authorized distributors?
All PACDN004SR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PACDN004SR meets industry standards.
7.What is the process for return or replacement of PACDN004SR?
All PACDN004SR units undergo pre-shipment inspection (PSI). If there is an issue with PACDN004SR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PACDN004SR part is unused and in its original packaging.
Return procedure for PACDN004SR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PACDN004SR Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
