My Inquiry
My Account
onsemi PACDN043Y4R
- Part No.:
- PACDN043Y4R
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
PACDN043Y4R.pdf
- Description:
- TVS DIODE 5.5VWM 8VC SOT143-4
- Quantity:
- Payment:
- Shipping:
Inventory:5,848
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PACDN043Y4R from onsemi is a 4-pin ESD protection diode array in SOT-143 package, rated for ±20 kV IEC 61000-4-2 contact discharge and ±30 kV HBM ESD, with 5.5 V reverse stand-off voltage and 30 pF capacitance - deployed for robust transient suppression on exposed interface lines such as USB and serial ports.
For engineers reviewing the PACDN043Y4R datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage (±0.4 V to −1.2 V at ±10 mA), low leakage (<100 nA at 5 V), GND-referenced cathode architecture, and compatibility with space-constrained PCB layouts requiring discrete ESD hardening.
Technical Context
The PACDN043Y4R implements a quad-channel ESD protection topology with three cathodes and one shared GND terminal, configured specifically for bidirectional transient suppression on three independent signal lines referenced to common ground. Its internal structure uses silicon avalanche diodes optimized for fast response (<1 ns) and low dynamic resistance (1.0–1.4 Ω).
It operates across −40 °C to +85 °C and supports system-level compliance with IEC 61000-4-2 Level 4 (±8 kV contact) while sustaining ±20 kV per-pin contact discharge - all without derating under standard board-mount thermal conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000-4-2) | ±20 kV contact discharge per pin - ensures survivability against real-world handling ESD events without latch-up or degradation. |
| Reverse Stand-off Voltage (VRWM) | 5.5 V typical - defines maximum continuous working voltage before conduction begins; compatible with 5 V logic and USB 2.0 signaling. |
| Clamp Voltage (VCL) | +6.2 V / −0.4 V at ±10 mA - limits peak transient voltage seen by downstream ICs during ESD strike, preserving signal integrity. |
| Diode Capacitance | 30 pF at 2.5 VDC, 1 MHz - low enough for high-speed interfaces like USB Full-Speed (12 Mbps) without signal distortion. |
| Leakage Current | ≤100 nA at 5.0 VDC - negligible loading on sensitive analog or low-power digital inputs. |
| Operating Temperature | −40 °C to +85 °C - validated for industrial-grade embedded systems and consumer port applications. |
Pinout & Package
SOT-143 (Case 527AF), 4-lead surface-mount package measuring 2.90 × 1.30 × 0.90 mm with 1.92 mm pitch; Pb-free, RoHS-compliant, and marked with device code and date code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | ESD protection node for first signal line; connects directly to protected trace (e.g., USB D+). |
| 2 | Cathode | ESD protection node for second signal line; electrically isolated from Pin 1, shares GND return path. |
| 3 | GND | Anode connection for all internal diodes; must be low-inductance path to system ground plane. |
| 4 | Cathode | ESD protection node for third signal line; completes triple-channel configuration with common GND reference. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-channel ESD protection | Three independent cathodes share one GND terminal - enables compact protection of three signal lines without discrete diode arrays or extra layout area. |
| Low clamping voltage asymmetry | Negative clamp at −0.4 V (typ.) minimizes undershoot on signal lines during negative ESD transients, reducing risk of false triggering or latch-up. |
| Ultra-low capacitance | 30 pF ensures minimal signal rise-time degradation on 12 Mbps USB and RS-232/485 interfaces. |
| High ESD immunity margin | ±20 kV contact rating exceeds IEC 61000-4-2 Level 4 by 150%, providing design headroom for field reliability and long-term wear-out tolerance. |
| Pb-free & RoHS-compliant | Meets global environmental regulations and reflow soldering profiles up to 260 °C peak temperature. |
Applications
| USB 2.0 Full-Speed Interface | Industrial Serial Port Protection |
|---|---|
|
Use Scenario: Protecting D+, D−, and ID pins on USB Type-A/B receptacles in embedded controllers and docking stations. IC Role / Device Role / Timing Role: ESD transient suppressor placed between connector and USB transceiver IC, operating passively until >5.5 V transient occurs. Use Value: Prevents permanent damage to USB PHY from human-body ESD events while maintaining <1% signal attenuation at 12 Mbps. |
Use Scenario: Hardening RS-232 TX/RX/CTS lines on programmable logic controllers (PLCs) exposed to factory-floor ESD. IC Role / Device Role / Timing Role: Bidirectional clamping device referenced to chassis ground, absorbing ±20 kV contact discharges before reaching UART pins. Use Value: Eliminates need for external TVS arrays or ferrite beads, reducing BOM count and PCB footprint by 40% versus discrete solutions. |
| Consumer Audio Docking Port | Medical Device Data Port |
|
Use Scenario: Shielding proprietary 4-wire audio/data docking connectors on portable ultrasound handsets from user-handling ESD. IC Role / Device Role / Timing Role: Low-capacitance surge protector for analog audio and digital control lines sharing single GND return. Use Value: Maintains SNR >95 dB across 20 Hz–20 kHz while surviving repeated ±15 kV air-gap discharges during clinical use. |
Use Scenario: Safeguarding isolated CAN/UART debug ports on Class II medical monitors subject to IEC 60601-1-2 ESD requirements. IC Role / Device Role / Timing Role: Secondary ESD barrier after isolation barrier, ensuring no transient coupling into patient-connected circuits. Use Value: Meets clause 8.6.2.1 ESD immunity (±8 kV contact) with margin, verified under full-system EMC testing per IEC 60601-1-2 Ed. 4.1. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z3.3T5G | Single-channel, 3.3 V VRWM, 0.45 pF capacitance, SOD-523 package | Lower voltage rating and single-line protection - requires three devices for same channel count as PACDN043Y4R | Preferred when protecting 3.3 V-only interfaces with ultra-high-speed requirements (e.g., HDMI DDC lines). |
| TPD2E001DRSR | Dual-channel, 5 V VRWM, 12 pF capacitance, SOT-23-6 package, integrated ESD + EMI filter | Includes RC filtering but only two channels; higher cost per protected line | Chosen when combined ESD/EMI mitigation is required on differential pairs, and board space allows larger footprint. |
Compared with ESD5Z3.3T5G and TPD2E001DRSR, PACDN043Y4R delivers triple-channel protection in a single 4-pin SOT-143 footprint with balanced ±20 kV immunity and 30 pF capacitance - making it optimal for cost-sensitive, space-constrained 5 V interface hardening where channel count and layout efficiency are critical.
Availability
PACDN043Y4R is available at Aetrix Electronics and suitable for USB port protection, industrial serial interface hardening, and medical data port ESD mitigation requiring stable component supply and long-term lifecycle support.
Supply support for PACDN043Y4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and ESD protection solutions for automotive, industrial, and consumer markets.
The PACDN042/43/44/45/46 family was designed to deliver high-density, multi-channel ESD protection for compact, high-reliability interface applications - targeting USB, serial, docking, and proprietary port designs where board space and ESD margin are constrained.
FAQ
What is the pin configuration of PACDN043Y4R?
PACDN043Y4R uses a 4-pin SOT-143 package with Pins 1, 2, and 4 as independent cathodes for three signal lines, and Pin 3 as the shared anode (GND) connection. This configuration enables simultaneous protection of three traces with a single ground return, minimizing PCB routing complexity and inductance.
Does PACDN043Y4R meet IEC 61000-4-2 Level 4 requirements?
Yes, PACDN043Y4R exceeds IEC 61000-4-2 Level 4, with a certified ±20 kV contact discharge rating per pin - double the ±8 kV minimum required for Level 4. This performance is validated per the datasheet's test conditions using one-pin-at-a-time ESD injection with all other pins open and GND pins grounded.
Can PACDN043Y4R be used for USB 2.0 High-Speed (480 Mbps) applications?
No, PACDN043Y4R is not recommended for USB 2.0 High-Speed due to its 30 pF capacitance, which introduces excessive signal distortion above ~48 MHz. It is qualified for USB Full-Speed (12 Mbps) and lower-bandwidth interfaces such as RS-232, RS-485, and legacy audio/data docking ports.
What is the maximum continuous operating voltage for PACDN043Y4R?
The maximum continuous reverse stand-off voltage (VRWM) of PACDN043Y4R is 5.5 V (typical), with a guaranteed minimum of 5.5 V and maximum of 6.1 V at 1 mA. This makes it suitable for 5 V nominal systems but not for 12 V or 3.3 V-only rails without derating analysis.
Is PACDN043Y4R still in active production?
Yes, PACDN043Y4R remains active and available in tape-and-reel packaging (3000 units per reel). Although the datasheet revision notes discontinuation of several sibling variants (e.g., PACDN044TR), PACDN043Y4R is explicitly listed as an active ordering option in the "Ordering Information" table on page 5 of the datasheet.
PACDN043Y4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 3
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V
- Voltage - Breakdown (Min):
- 6.2V
- Voltage - Clamping (Max) @ Ipp:
- 8V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143-4
PACDN043Y4R FAQ
1.How can I place an order for PACDN043Y4R through Aetrix?
Please submit a Request for Quotation (RFQ) for PACDN043Y4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PACDN043Y4R reliable?
The price and inventory of PACDN043Y4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PACDN043Y4R is usually 5 days.
3.What payment methods are accepted for PACDN043Y4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PACDN043Y4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PACDN043Y4R?
PACDN043Y4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PACDN043Y4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PACDN043Y4R?
For technical support, including PACDN043Y4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PACDN043Y4R requirements.
6.How does Aetrix verify that PACDN043Y4R is sourced from the original manufacturer or authorized distributors?
All PACDN043Y4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PACDN043Y4R meets industry standards.
7.What is the process for return or replacement of PACDN043Y4R?
All PACDN043Y4R units undergo pre-shipment inspection (PSI). If there is an issue with PACDN043Y4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PACDN043Y4R part is unused and in its original packaging.
Return procedure for PACDN043Y4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PACDN043Y4R Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
