Nexperia USA Inc. PESD15VU1UT-QR
- Part No.:
- PESD15VU1UT-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD15VU1UT-QR.pdf
- Description:
- PESD15VU1UT-Q/SOT23/TO-236AB
- Quantity:
- Payment:

- Shipping:

Inventory:2,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD15VU1UT-Q from Nexperia is a unidirectional ultra-low-capacitance ESD protection diode in SOT23 package, designed to protect single high-speed data lines against 30 kV contact ESD (IEC 61000-4-2 Level 4) and 200 W surge pulses (IEC 61000-4-5), with 0.6 pF typical capacitance, 15 V reverse standoff voltage, and AEC-Q101 qualification for automotive Ethernet interfaces.
For engineers reviewing the PESD15VU1UT-Q datasheet, PESD15VU1UT-Q pinout, PESD15VU1UT-Q application, or PESD15VU1UT-Q equivalent, this device is selected for high-fidelity signal integrity preservation in 10/100/1000BASE-T, FireWire, and differential-mode LAN transceivers where sub-1 pF capacitance and low clamping voltage (<53 V at 5 A) are critical.
Technical Context
This device implements a dual-diode architecture: one ESD protection diode (Pin 1–Pin 3) and one compensation diode (Pin 2–Pin 3), enabling ultra-low net capacitance (0.6 pF typ.) between protected line and ground while maintaining robust clamping performance. Its unidirectional configuration supports asymmetric transient suppression on single-ended lines.
It operates within −65 °C to +150 °C ambient range, features 17.1–20.3 V breakdown voltage at 5 mA, and delivers 28 V clamping at 1 A IPP - optimized for fast-rising ESD events (0.6–1 ns rise time) and 8/20 µs surge waveforms. The common-anode (Pin 3) topology simplifies PCB layout for single-line protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 15 V max - ensures no leakage or conduction during normal 15 V rail operation on protected line |
| Diode Capacitance | 0.6 pF typ. at 1 MHz, 0 V bias - preserves signal integrity up to multi-GHz frequencies in USB 3.x, Ethernet PHYs |
| Clamping Voltage | 53 V max at 5 A IPPM - limits transient overvoltage to safe levels for downstream 3.3 V or 5 V transceivers |
| ESD Rating | ±30 kV contact discharge (IEC 61000-4-2 Level 4) - exceeds automotive and industrial immunity requirements |
| Peak Pulse Power | 200 W (8/20 µs) - handles lightning-induced surges per IEC 61000-4-5 without degradation |
| Breakdown Voltage | 18.9 V typ. at 5 mA - provides clear margin above 15 V VRWM for reliable turn-on during transients |
| Junction Temperature | 150 °C max - supports under-hood automotive deployment with sustained thermal stress |
Pinout & Package
SOT23 (TO-236AB) plastic surface-mount package: 3-terminal, 1.9 mm pitch, 2.9 mm × 1.3 mm × 1.0 mm body; compatible with standard reflow and wave soldering footprints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (cathode) | Main ESD protection path cathode - connects to protected high-speed data line |
| 2 | K2 (cathode) | Compensation diode cathode - reduces net capacitance when used with Pin 3 common anode |
| 3 | CA (common anode) | Shared anode node tied to system ground - enables low-capacitance series-cathode configuration |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance architecture | 0.6 pF typ. net capacitance between line and ground - minimizes signal distortion in >100 MHz data links |
| Automotive-grade reliability | AEC-Q101 qualified - validated for temperature cycling, HBM (10 kV), and mechanical shock in vehicle ECUs |
| Dual-cathode topology | Separate K1/K2 pins with shared CA - enables precise capacitance tuning and differential-mode protection via anti-parallel pairing |
| Low clamping resistance | 225 Ω differential resistance - ensures rapid voltage collapse during ESD events without oscillation |
| Surge-rated power handling | 200 W peak pulse (8/20 µs) - sustains multiple surge events without parameter shift or failure |
Applications
| 10/100/1000BASE-T Ethernet | FireWire (IEEE 1394) |
|---|---|
Use Scenario: Protecting RJ45 PHY interface pins in automotive infotainment head units and ADAS domain controllers. IC Role / Device Role / Timing Role: Unidirectional line protector placed directly at connector entry point to shunt ESD before reaching magnetics or PHY IC. Use Value: 0.6 pF capacitance avoids skew and insertion loss in 125 MHz Ethernet signaling; 30 kV rating meets ISO 10605 automotive ESD test requirement. |
Use Scenario: Shielding FireWire 400/800 data pairs in professional audio/video equipment and industrial motion control systems. IC Role / Device Role / Timing Role: Single-line ESD clamp on each D+ and D− line, configured in anti-parallel pairs for bidirectional protection. Use Value: Sub-1 pF capacitance preserves 400 Mbps eye diagram integrity; 53 V clamping protects 3.3 V link-layer transceivers from latch-up. |
| Automotive CAN-FD Gateways | Industrial LAN Equipment |
Use Scenario: Secondary-level ESD protection on CAN-FD physical layer traces adjacent to microcontroller GPIOs in gateway modules. IC Role / Device Role / Timing Role: Localized clamp at MCU-side of CAN bus filter network, supplementing primary TVS on connector side. Use Value: AEC-Q101 qualification ensures long-term stability under thermal cycling; 150 °C junction rating supports engine bay proximity mounting. |
Use Scenario: Protecting 10/100 Mbps Ethernet ports on programmable logic controller (PLC) communication modules in factory automation. IC Role / Device Role / Timing Role: High-reliability ESD guard on isolated PHY side of Ethernet magnetics, meeting IEC 61000-4-2/4-5 compliance. Use Value: 200 W surge rating withstands factory floor EFT bursts; low leakage (<50 nA) prevents DC bias drift in precision analog monitoring circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional ultra-low-capacitance ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | 0.8 pF typ. capacitance; 12 V VRWM; 30 kV ESD rating; SOT-23 package | Lower standoff voltage limits use in 15 V systems; higher capacitance impacts >500 MHz signals | Select when cost sensitivity outweighs 0.2 pF capacitance penalty and 15 V operation is not required |
| Vishay ESDEFL15V | 0.5 pF typ. capacitance; 15 V VRWM; 25 kV ESD rating; SOD-323 package | Smaller SOD-323 footprint increases routing density but reduces thermal mass for surge dissipation | Prefer for space-constrained RF front-ends where 5 kV lower ESD margin is acceptable |
Compared with NUP4105MR6T1G and ESDEFL15V, PESD15VU1UT-Q uniquely balances 15 V standoff, 30 kV ESD immunity, and 0.6 pF capacitance in SOT23 - making it optimal for automotive Ethernet PHY protection where all three parameters are simultaneously constrained.
Availability
PESD15VU1UT-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, industrial LAN port hardening, and FireWire interface safeguarding requiring stable component supply across production lifecycles.
Supply support for PESD15VU1UT-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
This device belongs to Nexperia's PESDxU1UT-Q automotive-qualified ESD protection series, engineered specifically for high-speed data line immunity in harsh environments including automotive infotainment, ADAS, and industrial networking.
FAQ
What is the recommended PCB layout for PESD15VU1UT-Q in Ethernet applications?
Place the device within 2 mm of the Ethernet connector, route protected line directly to Pin 1, connect Pin 3 to solid ground plane via shortest possible trace, and avoid vias or stubs on the protected path. Use dedicated ground return path separate from power ground to minimize inductance and ensure <53 V clamping under 5 A ESD current.
Can PESD15VU1UT-Q be used for bidirectional protection?
Yes - two devices in anti-parallel configuration (Pin 1 of Device A to Pin 2 of Device B, both Pin 3s to ground) provide symmetrical clamping for differential lines like Ethernet TX+/TX−. This achieves effective bidirectional protection while retaining 0.6 pF per path and full 30 kV ESD rating.
Does PESD15VU1UT-Q require external biasing or control signals?
No - it is a passive, unidirectional Zener-type ESD diode requiring no power supply, enable pin, or configuration. It remains non-conductive below 15 V VRWM and automatically clamps transients above breakdown voltage without latency or control overhead.
How does its AEC-Q101 qualification impact design validation?
AEC-Q101 qualification confirms successful completion of stress tests including temperature cycling (−40 °C to +125 °C, 1000 cycles), high-temperature operating life (1000 h at 150 °C), and ESD (HBM 2 kV, MM 200 V), eliminating need for redundant qualification testing in automotive programs and reducing time-to-certification.
PESD15VU1UT-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 15V (Max)
- Voltage - Breakdown (Min):
- 17.1V
- Voltage - Clamping (Max) @ Ipp:
- 53V
- Current - Peak Pulse (10/1000µs):
- 5A (8/20µs)
- Power - Peak Pulse:
- 200W
- Power Line Protection:
- No
- Applications:
- Ethernet, Telecom
- Capacitance @ Frequency:
- 0.6pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-236AB
PESD15VU1UT-QR FAQ
1.How can I place an order for PESD15VU1UT-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD15VU1UT-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD15VU1UT-QR reliable?
The price and inventory of PESD15VU1UT-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD15VU1UT-QR is usually 5 days.
3.What payment methods are accepted for PESD15VU1UT-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD15VU1UT-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD15VU1UT-QR?
PESD15VU1UT-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD15VU1UT-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD15VU1UT-QR?
For technical support, including PESD15VU1UT-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD15VU1UT-QR requirements.
6.How does Aetrix verify that PESD15VU1UT-QR is sourced from the original manufacturer or authorized distributors?
All PESD15VU1UT-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD15VU1UT-QR meets industry standards.
7.What is the process for return or replacement of PESD15VU1UT-QR?
All PESD15VU1UT-QR units undergo pre-shipment inspection (PSI). If there is an issue with PESD15VU1UT-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD15VU1UT-QR part is unused and in its original packaging.
Return procedure for PESD15VU1UT-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD15VU1UT-QR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

