My Inquiry
My Account
Nexperia USA Inc. PESD1ETH1GLS-QYL
- Part No.:
- PESD1ETH1GLS-QYL
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOD-882
- Datasheet:
-
PESD1ETH1GLS-QYL.pdf
- Description:
- TVS DIODE 24VWM DFN1006BD-2
- Quantity:
- Payment:
- Shipping:
Inventory:1,559
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD1ETH1GLS-Q from Nexperia is a bidirectional ESD protection diode in DFN1006BD-2 (SOD882BD) package, designed for single-line automotive Ethernet bus protection. It delivers 30 kV IEC 61000-4-2 contact ESD immunity, 100 V minimum trigger voltage, and 1.5 pF typical capacitance-enabling robust 100/1000BASE-T1 signal integrity in compact in-vehicle networks.
For engineers reviewing the PESD1ETH1GLS-Q datasheet, PESD1ETH1GLS-Q pinout, PESD1ETH1GLS-Q application, or PESD1ETH1GLS-Q equivalent, this device is selected for high-speed differential bus protection where low capacitance, AEC-Q101 qualification, OPEN Alliance compliance, and symmetric clamping performance are mandatory design requirements.
Technical Context
This device implements a dual-cathode, bidirectional TVS structure optimized for differential Ethernet signaling. Its 100 V min trigger voltage ensures no false triggering during normal 24 V automotive bus operation, while its <1.8 pF capacitance preserves signal integrity up to 1 GHz.
The diode pair shares a common anode internally and features matched dynamic resistance (<0.6 Ω) and symmetric clamping (±160 V at 2.3 A), enabling balanced transient suppression across DA+ and DA− lines without skew or impedance discontinuity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 24 V - Withstands continuous 24 V automotive supply rail transients without leakage or conduction. |
| Trigger Voltage (Vt1) | 100 V min - Ensures no activation during normal IEEE 100/1000BASE-T1 common-mode swings (±12 V). |
| Diode Capacitance | 1.5 pF typ - Minimizes insertion loss and return loss degradation on 100 MHz–1 GHz differential signals. |
| ESD Withstand | 30 kV contact (IEC 61000-4-2) - Survives worst-case human-body ESD events without parametric shift. |
| Peak Pulse Current | 2.3 A (8/20 µs) - Handles high-energy transients induced by load dump or inductive switching in vehicle harnesses. |
| Holding Voltage | 28 V - Maintains low-voltage clamping after triggering to protect downstream PHY receivers. |
| Dynamic Resistance | 0.6 Ω max - Limits clamping voltage overshoot during fast ESD pulses, reducing stress on connected ICs. |
Pinout & Package
DFN1006BD-2 (SOD882BD) surface-mount package: 1.0 mm × 0.6 mm × 0.47 mm body, side-wettable flanks, 0.65 mm pitch, 2-terminal configuration with cathode marking bar.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (Cathode of Diode 1) | Connects to DA+ line; forms one half of bidirectional clamp path to common anode. |
| 2 | K2 (Cathode of Diode 2) | Connects to DA− line; completes symmetric differential ESD path with matched Cd and Vt1. |
Key Features
| Feature | Design Value |
|---|---|
| OPEN Alliance 100/1000BASE-T1 Compliance | Validated per Sdd11/Sdd21/Ssd21 differential S-parameter stability after 1000 ±15 kV discharges. |
| AEC-Q101 Qualification | Qualified for automotive under −55 °C to +150 °C ambient, including temperature cycling and HTRB. |
| Low Capacitance Matching | ≤0.3 pF inter-line capacitance mismatch ensures <0.1 dB common-mode rejection degradation at 100 MHz. |
| Side-Wettable Flanks (SWF) | Enables automated optical solder-joint inspection (AOI) in high-reliability automotive PCB assembly. |
| 1000-Discharge Endurance | Sustains 1000 contact discharges at 15 kV (IEC 61000-4-2) without Vt1 shift >5% or Cd increase >0.1 pF. |
Applications
| Automotive 100BASE-T1 Ethernet | Automotive 1000BASE-T1 Ethernet |
|---|---|
Use Scenario: In-vehicle infotainment backbone connecting head unit to ADAS camera module over 15 m twisted-pair cable. IC Role / Device Role / Timing Role: ESD protection device placed directly at connector entry point, before common-mode choke and PHY termination. Use Value: Prevents latch-up or gate oxide damage in 100BASE-T1 PHY during door-close ESD events while maintaining <−10 dB return loss up to 65 MHz. |
Use Scenario: High-bandwidth sensor fusion network linking radar, lidar, and central domain controller in L3+ autonomous vehicles. IC Role / Device Role / Timing Role: Front-end transient suppressor on differential DA+/DA− lanes, co-located with connector and prior to 1000BASE-T1 transformer. Use Value: Enables 1 Gbps link reliability with <−15 dB insertion loss at 500 MHz and passes OPEN Alliance RF clamping test at 39 dBm (Class III). |
| LVDS Automotive Camera Links | Automotive Diagnostic Over IP (DoIP) |
Use Scenario: Rear-view camera interface using LVDS signaling over coaxial cable in parking assistance systems. IC Role / Device Role / Timing Role: Unidirectional ESD clamp on each LVDS data line (CLK+/CLK−, DATA+/DATA−), configured as bidirectional via shared anode. Use Value: Maintains <100 ps skew between differential pairs and prevents pixel corruption during ESD exposure near rear bumper connectors. |
Use Scenario: OBD-II port Ethernet interface supporting UDS diagnostics and firmware updates via DoIP protocol. IC Role / Device Role / Timing Role: Primary ESD barrier on diagnostic Ethernet pair, installed adjacent to RJ45 or USBC connector. Use Value: Guarantees diagnostic session continuity after 30 kV ESD strikes without PHY reset or communication timeout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive Ethernet ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Higher capacitance (3.5 pF typ), lower trigger voltage (70 V), unidirectional configuration requiring two devices per line. | Limited to 100BASE-T1 only; fails OPEN Alliance 1000BASE-T1 S-parameter stability test after 20 pulses. | Select only for cost-sensitive 100BASE-T1 designs where bandwidth ≤50 MHz and AEC-Q101 is not required. |
| Vishay VEML6030X01 | Optical sensor IC-not an ESD protector-functionally incompatible; misidentified in cross-reference databases. | Not applicable: no ESD protection capability, no differential line interface, no automotive qualification. | Reject immediately: incorrect functional category; cannot substitute for transient suppression. |
Compared with NUP4105MR6T1G and VEML6030X01, PESD1ETH1GLS-Q uniquely satisfies full OPEN Alliance 100/1000BASE-T1 compliance, offers lowest capacitance among AEC-Q101-qualified dual-line protectors, and provides verified 1000-pulse endurance-making it the only validated solution for next-gen automotive Ethernet physical layer hardening.
Availability
PESD1ETH1GLS-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, in-vehicle network ESD hardening, and AEC-Q101-compliant differential bus interfaces requiring stable component supply across production lifecycles.
Supply support for PESD1ETH1GLS-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions, with deep specialization in automotive-grade protection devices.
This device belongs to Nexperia's PESD automotive Ethernet ESD protection series, engineered specifically to meet OPEN Alliance 100/1000BASE-T1 EMC test specifications and replace legacy TVS arrays in next-generation vehicle networking architectures.
FAQ
What is the maximum operating temperature for PESD1ETH1GLS-Q?
The device supports junction temperatures up to 150 °C and ambient operating temperatures from −55 °C to +150 °C, fully qualified per AEC-Q101 thermal cycling and high-temperature reverse bias tests. Its thermal resistance (RthJA) is 320 K/W in standard JEDEC PCB layout, enabling direct placement near high-power Ethernet magnetics without derating.
Can PESD1ETH1GLS-Q be used for USB 2.0 or MIPI D-PHY protection?
No-it is optimized exclusively for 100/1000BASE-T1 differential impedance (100 Ω) and common-mode voltage range (±12 V). Its 24 V reverse standoff and 100 V trigger voltage exceed USB 2.0 (3.3 V) and MIPI D-PHY (1.2–3.3 V) requirements, risking false triggering or insufficient clamping margin.
Does PESD1ETH1GLS-Q require external biasing or control signals?
No-it is a passive, zero-bias ESD protection diode with no enable pins, power connections, or configuration registers. It operates solely through avalanche breakdown and dynamic resistance clamping, requiring only direct series connection on DA+/DA− lines with no additional circuitry.
How does the DFN1006BD-2 package support automated optical inspection (AOI)?
The side-wettable flanks (SWF) geometry enables reliable solder fillet imaging under angled lighting in AOI systems. The 0.65 mm pitch and 0.22 mm lead protrusion tolerance allow precise measurement of solder volume and wetting angle-critical for zero-defect automotive PCB assembly audits.
PESD1ETH1GLS-QYL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOD-882
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- 100V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 1.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1006BD-2
PESD1ETH1GLS-QYL FAQ
1.How can I place an order for PESD1ETH1GLS-QYL through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD1ETH1GLS-QYL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD1ETH1GLS-QYL reliable?
The price and inventory of PESD1ETH1GLS-QYL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD1ETH1GLS-QYL is usually 5 days.
3.What payment methods are accepted for PESD1ETH1GLS-QYL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD1ETH1GLS-QYL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD1ETH1GLS-QYL?
PESD1ETH1GLS-QYL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD1ETH1GLS-QYL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD1ETH1GLS-QYL?
For technical support, including PESD1ETH1GLS-QYL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD1ETH1GLS-QYL requirements.
6.How does Aetrix verify that PESD1ETH1GLS-QYL is sourced from the original manufacturer or authorized distributors?
All PESD1ETH1GLS-QYL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD1ETH1GLS-QYL meets industry standards.
7.What is the process for return or replacement of PESD1ETH1GLS-QYL?
All PESD1ETH1GLS-QYL units undergo pre-shipment inspection (PSI). If there is an issue with PESD1ETH1GLS-QYL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD1ETH1GLS-QYL part is unused and in its original packaging.
Return procedure for PESD1ETH1GLS-QYL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD1ETH1GLS-QYL Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
