My Inquiry
My Account
Nexperia USA Inc. PESD1ETH1G-LSYL
- Part No.:
- PESD1ETH1G-LSYL
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOD-882
- Datasheet:
-
PESD1ETH1G-LSYL.pdf
- Description:
- TVS DIODE 24VWM DFN1006BD-2
- Quantity:
- Payment:
- Shipping:
Inventory:13,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD1ETH1G-LSYL from Nexperia is a bidirectional ESD protection diode in DFN1006BD-2 (SOD882BD) package, designed for single-line automotive Ethernet bus protection. It delivers 30 kV IEC 61000-4-2 contact ESD immunity, 100 V minimum trigger voltage, and 1.5 pF typical capacitance at 1 MHz - enabling robust signal integrity on IEEE 100BASE-T1/1000BASE-T1 differential pairs in harsh vehicle environments.
For engineers reviewing the PESD1ETH1G-LSYL datasheet, PESD1ETH1G-LSYL pinout, PESD1ETH1G-LSYL application, or PESD1ETH1G-LSYL equivalent, this device is selected specifically for OPEN Alliance-compliant in-vehicle Ethernet transceivers where low capacitance, high trigger voltage, and AEC-Q101 qualification are mandatory for EMC stability and long-term reliability under repetitive ESD stress.
Technical Context
This device implements a dual-cathode bidirectional TVS structure optimized for differential signaling lines. Its 100 V min trigger voltage ensures no false triggering during normal 24 V automotive bus operation, while its <1.8 pF capacitance preserves signal rise/fall times critical for 1000BASE-T1's 1 GHz bandwidth.
The clamping behavior is characterized by 28 V holding voltage and 0.6 Ω dynamic resistance under 40 A TLP pulses, enabling fast energy diversion without degrading common-mode rejection. It sustains 1000 contact discharges at 15 kV per OPEN Alliance specification while maintaining S-parameter symmetry post-stress.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 24 V - Withstands continuous 24 V automotive supply rail transients without leakage or conduction. |
| Trigger Voltage (Vt1) | 100 V min - Prevents false activation during normal Ethernet signal swing (±2.5 V differential) and power rail noise. |
| Diode Capacitance | 1.5 pF typ - Minimizes insertion loss and return loss degradation on 100BASE-T1/1000BASE-T1 differential channels. |
| ESD Withstand | 30 kV contact (IEC 61000-4-2) - Meets highest automotive ESD immunity requirement across both pins. |
| Holding Voltage | 28 V - Ensures rapid recovery and stable clamping after ESD event, avoiding latch-up on 24 V systems. |
| Dynamic Resistance | 0.6 Ω - Limits clamping voltage overshoot during fast transients, protecting sensitive PHY front-ends. |
| Peak Pulse Current | 2.3 A (8/20 µs) - Handles high-energy surges from coupled RF or load-dump-induced transients. |
Pinout & Package
DFN1006BD-2 (SOD882BD) surface-mount package: 1.0 mm × 0.6 mm × 0.47 mm body, side-wettable flanks, 0.65 mm pitch, 2-terminal configuration with cathode marking bar.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (Cathode of Diode 1) | Connects to one side of differential pair (e.g., BI_DA+); forms bidirectional path with Pin 2. |
| 2 | K2 (Cathode of Diode 2) | Connects to opposite side of differential pair (e.g., BI_DA−); enables symmetrical clamping across line. |
Key Features
| Feature | Design Value |
|---|---|
| OPEN Alliance 100/1000BASE-T1 compliance | Validated via Sdd11/Sdd21/Ssd21 symmetry testing before/after 20× ±8 kV ISO 10605 discharges. |
| AEC-Q101 qualification | Qualified for automotive under temperature cycling, HTRB, and ESD stress per JESD22-A114. |
| Low capacitance asymmetry | Capacitance matching <0.1 pF between pins ensures minimal common-mode conversion on differential signals. |
| Side-wettable flanks (SWF) | Enables automated optical solder-joint inspection (AOI) in high-reliability automotive PCB assembly. |
| 1000-cycle ESD endurance | Maintains clamping performance after 1000 contact discharges at 15 kV (IEC 61000-4-2), per OPEN spec. |
Applications
| Automotive Ethernet PHY Protection | LVDS Camera Link Protection |
|---|---|
Use Scenario: Protecting 1000BASE-T1 transceiver inputs in ADAS domain controllers exposed to ESD during service or harness mating. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at connector interface, clamping ESD before signal enters PHY. Use Value: Maintains <−10 dB return loss up to 600 MHz post-ESD stress, preserving link training success rate and bit error rate. |
Use Scenario: Shielding rear-view camera LVDS links in parking assist systems against ESD from cable handling or environmental discharge. IC Role / Device Role / Timing Role: Line-side ESD clamp on differential video data pair, co-located with common-mode choke. Use Value: Enables >100,000 mating cycles without S-parameter drift, meeting OEM LVDS video latency and jitter specs. |
| Body Control Module Bus Protection | Infotainment Display Interface |
Use Scenario: Safeguarding 100BASE-T1 diagnostic ports in gateway ECUs subjected to repeated technician probe contact. IC Role / Device Role / Timing Role: Primary ESD barrier at OBD-II or service connector, rated for 1000 contact discharges at 15 kV. Use Value: Eliminates field returns due to PHY latch-up, sustaining full diagnostic functionality over 15-year vehicle lifetime. |
Use Scenario: Protecting MIPI D-PHY lanes between head unit SoC and TFT display in hot/cold climate cycling environments. IC Role / Device Role / Timing Role: Low-capacitance ESD shunt on high-speed display data lines, placed within 3 mm of connector. Use Value: Prevents pixel corruption or screen flicker during thermal shock events by limiting clamping voltage to ≤35 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUF2221MUTAG | Unidirectional, 12 V VRWM, 0.9 pF capacitance, no AEC-Q101 rating. | Limited to non-automotive LVDS or USB interfaces; insufficient for 24 V bus standoff or OPEN Alliance validation. | Select only for cost-sensitive consumer electronics with lower voltage rails and no automotive qualification needs. |
| Vishay VEML6030X01 | Optical sensor IC - not an ESD protector; incompatible function and package. | Not applicable - misidentified part; cannot substitute for transient suppression. | Discard as invalid alternative; verify part number and function before sourcing. |
Compared with NUF2221MUTAG, PESD1ETH1G-LSYL provides higher voltage tolerance, automotive qualification, and differential-line symmetry - essential for 1000BASE-T1 compliance. The VEML6030X01 is functionally unrelated and unsuitable as a replacement.
Availability
PESD1ETH1G-LSYL is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, LVDS camera interface hardening, and body control module bus safeguarding requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PESD1ETH1G-LSYL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions, with deep specialization in automotive-grade protection devices.
This device belongs to Nexperia's Automotive ESD Protection portfolio, engineered specifically for OPEN Alliance-compliant in-vehicle Ethernet and high-speed serial interfaces where signal fidelity and AEC-Q101 robustness are non-negotiable.
FAQ
What is the maximum operating temperature for PESD1ETH1G-LSYL?
The device supports junction temperatures up to 150 °C and ambient operating temperatures from −55 °C to +150 °C, validated per AEC-Q101 thermal cycling and high-temperature reverse bias tests. This range covers under-hood and infotainment module placements without derating.
Does PESD1ETH1G-LSYL require external biasing or control signals?
No. It operates passively as a voltage-triggered bidirectional TVS diode. No power supply, enable pin, or configuration is needed - it clamps automatically when transient voltage exceeds 100 V, returning to high-impedance state once below 28 V holding threshold.
Can PESD1ETH1G-LSYL be used on single-ended lines like CAN or LIN?
No. Its dual-cathode architecture and OPEN Alliance validation are optimized exclusively for differential pairs (e.g., 100BASE-T1, LVDS). Single-ended buses require unidirectional or different clamping topologies - using this device on CAN/LIN would compromise ESD performance and signal integrity.
How does PESD1ETH1G-LSYL maintain symmetry after ESD stress?
It undergoes OPEN Alliance-mandated S-parameter retesting after 20× ±8 kV ISO 10605 discharges. Measured Sdd11, Sdd21, and Ssd21 values remain within ±0.5 dB of pre-stress baselines, confirming matched capacitance and impedance balance critical for differential signal fidelity.
PESD1ETH1G-LSYL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOD-882
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- 100V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 1.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1006BD-2
PESD1ETH1G-LSYL FAQ
1.How can I place an order for PESD1ETH1G-LSYL through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD1ETH1G-LSYL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD1ETH1G-LSYL reliable?
The price and inventory of PESD1ETH1G-LSYL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD1ETH1G-LSYL is usually 5 days.
3.What payment methods are accepted for PESD1ETH1G-LSYL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD1ETH1G-LSYL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD1ETH1G-LSYL?
PESD1ETH1G-LSYL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD1ETH1G-LSYL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD1ETH1G-LSYL?
For technical support, including PESD1ETH1G-LSYL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD1ETH1G-LSYL requirements.
6.How does Aetrix verify that PESD1ETH1G-LSYL is sourced from the original manufacturer or authorized distributors?
All PESD1ETH1G-LSYL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD1ETH1G-LSYL meets industry standards.
7.What is the process for return or replacement of PESD1ETH1G-LSYL?
All PESD1ETH1G-LSYL units undergo pre-shipment inspection (PSI). If there is an issue with PESD1ETH1G-LSYL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD1ETH1G-LSYL part is unused and in its original packaging.
Return procedure for PESD1ETH1G-LSYL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD1ETH1G-LSYL Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
