My Inquiry
My Account
Nexperia USA Inc. PESD1ETH1GXLS-QYL
- Part No.:
- PESD1ETH1GXLS-QYL
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOD-882
- Datasheet:
-
PESD1ETH1GXLS-QYL.pdf
- Description:
- TVS DIODE 24VWM DFN1006BD-2
- Quantity:
- Payment:
- Shipping:
Inventory:629
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD1ETH1GXLS-Q from Nexperia is a bidirectional ESD protection diode in DFN1006BD-2 (SOD882BD) package, designed for single-line automotive Ethernet bus protection per OPEN Alliance IEEE 100BASE-T1 and 1000BASE-T1 standards. It delivers 30 kV IEC 61000-4-2 contact ESD immunity, <1.2 pF capacitance, and 100 V minimum trigger voltage, enabling robust signal integrity on high-speed differential links in vehicle infotainment and ADAS domain controllers.
For engineers reviewing the PESD1ETH1GXLS-Q datasheet, PESD1ETH1GXLS-Q pinout, PESD1ETH1GXLS-Q application, or PESD1ETH1GXLS-Q equivalent, this device is selected specifically for low-capacitance, AEC-Q101-qualified transient suppression on 100/1000BASE-T1 PHY interfaces where differential impedance matching and post-ESD S-parameter stability are required.
Technical Context
This device implements a dual-cathode, bidirectional TVS structure optimized for symmetric clamping on differential automotive Ethernet lines. Its TLP-characterized dynamic resistance of ≤0.6 Ω at 40 A ensures low clamping voltage under fast transients, while its sub-1.2 pF capacitance minimizes signal distortion at 1 GHz bandwidth.
Compliance with OPEN Alliance's 1000-contact discharge test at 15 kV (IEC 61000-4-2) and full qualification to AEC-Q101 confirm suitability for permanent deployment in harsh automotive ambient conditions (−55 °C to +150 °C junction temperature).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | 30 kV contact discharge (IEC 61000-4-2); enables survival of worst-case human-body ESD events in service environments. |
| Capacitance | 0.9–1.2 pF at 1 MHz, 0 V bias; preserves differential impedance and insertion loss for 1000BASE-T1 (1 GHz) signaling. |
| Trigger Voltage | 100–140 V (TLP, 100 ns); ensures non-interference with 24 V DC common-mode operating range of automotive Ethernet PHYs. |
| Reverse Standoff | 24 V max VRWM; supports operation across full automotive supply range without leakage-induced noise. |
| Peak Pulse Current | 2.3 A (8/20 µs waveform); handles induced surges from nearby switching loads or load-dump coupling. |
| Holding Voltage | 28 V min; guarantees automatic recovery after transient clamping without latch-up or sustained conduction. |
| Dynamic Resistance | ≤0.6 Ω at 40 A; limits clamping voltage excursion to <100 V during 30 kV ESD events. |
Pinout & Package
DFN1006BD-2 (SOD882BD) ultra-small leadless plastic package: 1.0 mm × 0.6 mm × 0.47 mm body, 0.65 mm pitch, side-wettable flanks for automated optical solder-joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (cathode of diode 1) | Connects to DA+ line; forms one half of bidirectional clamping path to ground. |
| 2 | K2 (cathode of diode 2) | Connects to DA− line; completes symmetric clamping topology for differential pair protection. |
Key Features
| Feature | Design Value |
|---|---|
| OPEN Alliance 100/1000BASE-T1 compliance | Validated via 20-cycle ±8 kV ISO 10605 stress with pre/post Sdd11/Sdd21/Ssd21 verification - ensures no degradation in return/insertion loss or CMRR. |
| Low capacitance asymmetry | Matched Cd <1.2 pF per line (typ. 0.9 pF); maintains differential signal fidelity and reduces skew-induced jitter. |
| AEC-Q101 qualification | Qualified per stress test standard for discrete semiconductors - supports 15-year automotive field life with zero infant mortality. |
| Side-wettable flanks (SWF) | Enables AOI-compatible reflow soldering on dense PCBs - critical for space-constrained ADAS camera and radar modules. |
| Marking code HNH | Laser-marked top-side identifier for traceability in Tier-1 production audits and counterfeit mitigation programs. |
Applications
| Automotive Ethernet PHY Protection | ADAS Camera Link Interface |
|---|---|
Use Scenario: Protecting 1000BASE-T1 physical layer transceivers in central gateway ECUs against ESD during assembly, service, and field operation. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at PHY differential input pins (DA+/DA−), clamping ESD energy before it reaches sensitive analog front-end circuitry. Use Value: Maintains <−10 dB return loss up to 600 MHz post-ESD stress, preventing PHY lockup or bit-error-rate degradation in OTA firmware updates. |
Use Scenario: Shielding MIPI-over-100BASE-T1 camera links in surround-view systems from ESD induced by cable mating/unmating in humid environments. IC Role / Device Role / Timing Role: Line-level ESD clamp mounted within 3 mm of connector, minimizing stub inductance to preserve signal rise time (<1 ns) and eye opening. Use Value: Enables >1000 contact discharges at 15 kV without measurable change in differential insertion loss (Sdd21), ensuring consistent image synchronization. |
| Domain Controller Backplane Bus | In-Vehicle Infotainment Display Link |
Use Scenario: Securing inter-processor 100BASE-T1 backplane connections between zonal controllers and central compute units in software-defined vehicles. IC Role / Device Role / Timing Role: Dual-cathode TVS providing matched clamping on both differential lanes to prevent common-mode shift during multi-pin ESD events. Use Value: Holds differential voltage swing within ±50 mV tolerance after 30 kV contact discharge, avoiding false packet detection or CRC errors. |
Use Scenario: Safeguarding LVDS-based display interfaces converted to 100BASE-T1 for high-resolution digital dashboards in electric vehicle platforms. IC Role / Device Role / Timing Role: Low-capacitance ESD shunt placed adjacent to display driver IC inputs to suppress transients from touch-panel EMI coupling. Use Value: Limits clamping voltage to <95 V at 30 kV ESD, preventing pixel corruption or frame tearing during simultaneous touchscreen and network activity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUF2221XV6T1G | Unidirectional configuration; 12 V VRWM; 0.65 pF typical capacitance; not OPEN Alliance tested. | Limited to low-voltage LVDS or USB lines; unsuitable for 24 V-tolerant automotive Ethernet due to lower standoff. | Select only for non-automotive, low-speed differential interfaces where AEC-Q101 and OPEN Alliance compliance are not required. |
| Vishay VEML6030X01 | Photodiode sensor IC - not an ESD protector; functionally incompatible. | N/A - misidentified part; no ESD protection capability. | Reject - incorrect functional category; cannot substitute for transient suppression. |
Compared with NUF2221XV6T1G, PESD1ETH1GXLS-Q provides higher VRWM, bidirectional clamping, and validated OPEN Alliance compliance essential for automotive Ethernet; VEML6030X01 is not a protection device and must be excluded from ESD selection.
Availability
PESD1ETH1GXLS-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, ADAS camera link hardening, and domain controller backplane bus safeguarding requiring stable component supply across extended production lifecycles.
Supply support for PESD1ETH1GXLS-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified components and advanced packaging technologies.
This device belongs to Nexperia's Automotive ESD Protection portfolio, engineered specifically for OPEN Alliance-compliant in-vehicle Ethernet networks where low capacitance, high ESD robustness, and AEC-Q101 reliability are mandatory.
FAQ
Is PESD1ETH1GXLS-Q compatible with both 100BASE-T1 and 1000BASE-T1 physical layers?
Yes. The device is fully compliant with OPEN Alliance specifications for both standards, having passed all four mandatory tests including pre/post-ESD S-parameter validation (Sdd11, Sdd21, Ssd21) and RF clamping assessment at 33–39 dBm power levels.
What is the maximum recommended PCB trace length between PESD1ETH1GXLS-Q and the protected PHY pins?
Nexperia recommends placement within 3 mm of the PHY differential input pins. Longer traces increase inductance, degrading clamping response and risking voltage overshoot beyond the 100 V trigger threshold during 30 kV ESD events.
Does PESD1ETH1GXLS-Q require external biasing or control signals?
No. It is a passive, two-terminal device with no supply pins or enable logic. Operation is fully autonomous: it remains high-impedance below 100 V and clamps transients above that threshold using intrinsic avalanche breakdown characteristics.
Can PESD1ETH1GXLS-Q be used in non-automotive applications such as industrial Ethernet?
Yes, but with design caveats: its 24 V VRWM and AEC-Q101 qualification make it over-specified for most industrial use cases. For cost-sensitive deployments, lower-rated alternatives may suffice - however, its 0.9 pF capacitance remains advantageous for high-speed signal integrity.
PESD1ETH1GXLS-QYL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOD-882
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- 2.3A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.9pF @ 1MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1006BD-2
PESD1ETH1GXLS-QYL FAQ
1.How can I place an order for PESD1ETH1GXLS-QYL through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD1ETH1GXLS-QYL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD1ETH1GXLS-QYL reliable?
The price and inventory of PESD1ETH1GXLS-QYL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD1ETH1GXLS-QYL is usually 5 days.
3.What payment methods are accepted for PESD1ETH1GXLS-QYL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD1ETH1GXLS-QYL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD1ETH1GXLS-QYL?
PESD1ETH1GXLS-QYL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD1ETH1GXLS-QYL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD1ETH1GXLS-QYL?
For technical support, including PESD1ETH1GXLS-QYL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD1ETH1GXLS-QYL requirements.
6.How does Aetrix verify that PESD1ETH1GXLS-QYL is sourced from the original manufacturer or authorized distributors?
All PESD1ETH1GXLS-QYL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD1ETH1GXLS-QYL meets industry standards.
7.What is the process for return or replacement of PESD1ETH1GXLS-QYL?
All PESD1ETH1GXLS-QYL units undergo pre-shipment inspection (PSI). If there is an issue with PESD1ETH1GXLS-QYL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD1ETH1GXLS-QYL part is unused and in its original packaging.
Return procedure for PESD1ETH1GXLS-QYL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD1ETH1GXLS-QYL Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
