Nexperia USA Inc. PESD1LIN,135
- Part No.:
- PESD1LIN,135
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-76, SOD-323
- Datasheet:
-
PESD1LIN,135.pdf
- Description:
- TVS DIODE 15VWM 24VWM SOD323
- Quantity:
- Payment:

- Shipping:

Inventory:15,547
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD1LIN,135 from Nexperia is a dual-cathode asymmetrical ESD protection diode in SOD323 (SC-76) package, designed specifically for single-line automotive LIN bus protection. It delivers 23 kV IEC 61000-4-2 contact ESD immunity, 160 W peak pulse power (8/20 µs), and clamps to 40 V at 1 A surge current-enabling robust transient suppression in LIN transceiver interfaces of body control modules and door ECUs.
For engineers reviewing the PESD1LIN,135 datasheet, PESD1LIN,135 pinout, PESD1LIN,135 application, or PESD1LIN,135 equivalent, key selection criteria include reverse standoff voltage (15 V or 24 V variant), ultra-low leakage (<1 nA), 13–17 pF capacitance, AEC-Q101 qualification, and dual-cathode configuration for optimized EMI suppression on bidirectional LIN signal lines.
Technical Context
The PESD1LIN,135 implements an asymmetrical dual-diode architecture with separate cathodes (Pin 1 for 15 V variant, Pin 2 for 24 V variant), enabling independent optimization of forward conduction and reverse clamping for LIN bus polarity tolerance. Its low differential resistance (≤300 Ω) and fast response ensure sub-100 ns clamping during ESD events.
It meets IEC 61000-4-2 Level 4 (±23 kV contact), IEC 61000-4-5 surge (3 A, 8/20 µs), and MIL-STD-883 HBM (10 kV), with junction temperature rated to 150 °C-making it suitable for under-hood and cabin-mounted automotive electronics operating across −65 °C to +150 °C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 15 V or 24 V - defines maximum continuous line voltage before leakage rise; selects variant per LIN system supply (12 V or 24 V nominal) |
| Clamping Voltage | 40 V at 1 A (24 V variant) - ensures LIN transceiver I/O remains below absolute max rating during surge |
| Peak Pulse Power | 160 W (8/20 µs) - sustains high-energy transients without thermal failure in automotive load-dump or coupling scenarios |
| Diode Capacitance | 13–17 pF at 0 V, 1 MHz - preserves LIN signal integrity (20.2 kbaud) with minimal edge distortion or timing jitter |
| ESD Withstand | 23 kV contact discharge (IEC 61000-4-2) - exceeds automotive OEM requirements for connector-level ESD robustness |
| Leakage Current | <1 nA at VRWM - prevents DC loading of LIN bias networks and avoids false wake-up in sleep-mode ECUs |
| AEC-Q101 Qualified | Qualified per stress test standard for discrete semiconductors - validates reliability for automotive production use |
Pinout & Package
Package: SOD323 (SC-76), surface-mount plastic package with 2 leads, 0.95 mm pitch, footprint per Nexperia ref. sod323_fr; dimensions 2.7 × 1.6 × 1.1 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (15 V variant) | Connected to LIN bus line when using 15 V-rated version; provides low-impedance path to ground during positive transients |
| 2 | Cathode (24 V variant) | Connected to LIN bus line when using 24 V-rated version; enables same footprint support for dual-system voltage architectures |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical dual-cathode topology | Enables independent optimization of clamping for positive/negative LIN transients while sharing one anode to GND |
| Ultra-low capacitance (13–17 pF) | Maintains LIN signal rise/fall time compliance (<1 µs) without degrading bus timing margins or causing bit errors |
| Sub-1 nA reverse leakage | Eliminates parasitic current draw on LIN pull-up resistors, preserving sleep current budget in battery-sensitive nodes |
| 160 W peak pulse power handling | Withstands coupled surges from adjacent 12 V/24 V power domains without degradation over lifetime |
| AEC-Q101 qualification | Validated for automotive temperature cycling, humidity, mechanical shock, and long-term reliability per industry standard |
Applications
| Body Control Module (BCM) | Door Module ECU |
|---|---|
|
Use Scenario: LIN communication between BCM and interior lighting, window lifters, and mirror controls in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Primary ESD clamp on LIN physical layer, placed directly at connector entry point before transceiver input. Use Value: Prevents latch-up or damage to LIN transceivers during service disconnect/reconnect events, ensuring >100,000 mating cycles without failure. |
Use Scenario: LIN interface in power door lock and window switch assemblies exposed to frequent human contact and environmental transients. IC Role / Device Role / Timing Role: Signal-line protector co-located with LIN transceiver IC, minimizing PCB trace inductance to ground. Use Value: Maintains <25 V clamping at 1 A surge, keeping transceiver I/O within safe operating area during ESD events up to ±23 kV. |
| Roof Module (Sunroof/Climate) | Seat Control Unit |
|
Use Scenario: LIN-linked sunroof position sensor and climate actuator in overhead console, subject to thermal cycling and vibration. IC Role / Device Role / Timing Role: Bidirectional transient suppressor on shared LIN bus segment serving multiple actuators. Use Value: Asymmetrical cathode design allows single device to protect both rising and falling edge transients without compromising signal fidelity at 20.2 kbaud. |
Use Scenario: LIN-connected seat memory and heating control unit mounted near occupant zone with high static charge risk. IC Role / Device Role / Timing Role: First-line defense against human-body-model ESD entering via seat switch harnesses. Use Value: 10 kV HBM rating and <1 nA leakage prevent false triggers and preserve microcontroller wake-on-LIN functionality during low-power states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN-bus ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESDALC6V1-1U2 | Unidirectional, single-cathode, 6.1 V VRWM, higher capacitance (35 pF) | Designed for generic low-voltage data lines-not optimized for LIN's 12/24 V swing or bidirectional signaling | Select only if system uses external voltage translation or operates below 8 V; not recommended for direct LIN bus placement. |
| TPD2E001DRYR | Two-channel unidirectional, 5.5 V VRWM, 12 pF, no AEC-Q101 qualification | Targeted at consumer USB/IO protection; lacks automotive surge rating and temperature range validation | Acceptable for non-automotive LIN prototypes; unsuitable for production vehicles due to missing AEC-Q101 and IEC 61000-4-5 compliance. |
Compared with ESDALC6V1-1U2 and TPD2E001DRYR, PESD1LIN,135 uniquely combines dual-voltage standoff selection (15 V/24 V), asymmetrical clamping, AEC-Q101 qualification, and LIN-specific capacitance-making it the only drop-in solution validated for production automotive LIN nodes.
Availability
PESD1LIN,135 is available at Aetrix Electronics and suitable for automotive body electronics, door module designs, and roof console systems requiring stable component supply with full traceability and long-lifecycle support.
Supply support for PESD1LIN,135 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET devices with focus on automotive, industrial, and mobile applications.
PESD1LIN,135 belongs to Nexperia's AEC-Q101-qualified ESD protection portfolio, engineered specifically for automotive serial bus interfaces-including LIN, CAN FD, and SENT-where low capacitance, precise clamping, and extreme reliability are mandatory.
FAQ
What is the difference between the PESD1LIN (15 V) and (24 V) variants?
The PESD1LIN,135 corresponds to the 24 V variant, with reverse standoff voltage of 24 V and breakdown voltage of 25.4–30.3 V at 5 mA. The 15 V variant has VRWM = 15 V and VBR = 17.1–20.3 V. Both share identical SOD323 package and pinout but differ in internal doping and junction design to match respective LIN system supply rails.
Can PESD1LIN,135 be used on a 5 V LIN-like bus?
No-PESD1LIN,135 is not recommended for 5 V buses. Its 24 V VRWM causes excessive leakage and poor clamping margin below 12 V operation. For sub-12 V interfaces, Nexperia's PESD1CAN series or ESDALC6V1-1U2 are better matched, though neither supports LIN's bidirectional transient profile.
How does the asymmetrical cathode configuration improve EMI suppression?
The dual-cathode layout allows independent tuning of forward and reverse conduction paths: Pin 1 handles positive transients (anode-to-Pin1), Pin 2 handles negative transients (anode-to-Pin2). This reduces common-mode noise injection into ground and improves radiated emissions performance in LIN ECUs by >6 dB compared to symmetrical diodes.
Is PESD1LIN,135 compatible with lead-free reflow soldering profiles?
Yes-PESD1LIN,135 is qualified for lead-free reflow per JEDEC J-STD-020, with peak temperature up to 260 °C. Its SOD323 package uses matte tin termination and withstands three reflow cycles. Recommended footprint matches Nexperia's sod323_fr drawing: 0.95 mm pad length, 0.6 mm width, 0.5 mm solder mask clearance.
PESD1LIN,135 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-76, SOD-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 15V (Max), 24V (Max)
- Voltage - Breakdown (Min):
- 17.1V
- Voltage - Clamping (Max) @ Ipp:
- 44V, 70V
- Current - Peak Pulse (10/1000µs):
- 3A (8/20µs)
- Power - Peak Pulse:
- 160W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 13pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-323
PESD1LIN,135 FAQ
1.How can I place an order for PESD1LIN,135 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD1LIN,135 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD1LIN,135 reliable?
The price and inventory of PESD1LIN,135 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD1LIN,135 is usually 5 days.
3.What payment methods are accepted for PESD1LIN,135?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD1LIN,135 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD1LIN,135?
PESD1LIN,135 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD1LIN,135 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD1LIN,135?
For technical support, including PESD1LIN,135 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD1LIN,135 requirements.
6.How does Aetrix verify that PESD1LIN,135 is sourced from the original manufacturer or authorized distributors?
All PESD1LIN,135 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD1LIN,135 meets industry standards.
7.What is the process for return or replacement of PESD1LIN,135?
All PESD1LIN,135 units undergo pre-shipment inspection (PSI). If there is an issue with PESD1LIN,135, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD1LIN,135 part is unused and in its original packaging.
Return procedure for PESD1LIN,135:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD1LIN,135 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

