My Inquiry
My Account
Nexperia USA Inc. PESD2ETH1GT-QR
- Part No.:
- PESD2ETH1GT-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD2ETH1GT-QR.pdf
- Description:
- AUTOMOTIVE LOW SPEED IVN
- Quantity:
- Payment:
- Shipping:
Inventory:2,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD2ETH1GT-QR from Nexperia is a dual-channel automotive-grade ESD protection diode in SOT23 package, designed specifically for 100BASE-T1 and 1000BASE-T1 Ethernet bus lines in vehicle networks. It delivers 30 kV IEC 61000-4-2 contact ESD immunity, <2 pF line-to-line capacitance, 100 V minimum trigger voltage, and AEC-Q101 qualification - enabling robust signal integrity in high-speed automotive Ethernet interfaces.
For engineers reviewing the PESD2ETH1GT-QR datasheet, PESD2ETH1GT-QR pinout, PESD2ETH1GT-QR application, or PESD2ETH1GT-QR equivalent, this device is selected for OPEN Alliance–compliant in-vehicle Ethernet protection where low capacitance, high trigger voltage, and post-ESD S-parameter stability are critical to PHY interoperability and EMC compliance.
Technical Context
This bidirectional TVS diode uses a common-cathode dual-diode architecture (pins 1 & 2 as cathodes, pin 3 as shared cathode) to clamp transients on both differential Ethernet lanes simultaneously while preserving differential signaling integrity. Its clamping behavior is characterized by dynamic resistance ≤0.6 Ω and holding voltage of 28 V, ensuring fast response and minimal voltage overshoot during ±8 kV ISO 10605 events.
The device meets OPEN Alliance 100BASE-T1 specification requirements across all four mandatory tests - including return loss (Sdd11), insertion loss (Sdd21), differential-to-common-mode rejection (Ssd21), and RF clamping - with performance maintained after 20 repetitive ±8 kV discharges, confirming long-term reliability in automotive module-level EMC validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | 30 kV contact discharge (IEC 61000-4-2); ensures survival against worst-case human-body ESD events in assembly and field operation. |
| Capacitance | 1.8 pF typical (f = 1 MHz, VR = 0 V); minimizes signal distortion and maintains >100 MHz bandwidth for 100/1000BASE-T1 compliance. |
| Trigger Voltage | 100 V min (tp = 100 ns); delays conduction until transient exceeds safe operating margin, reducing false triggering on normal signal swings. |
| Reverse Standoff | 24 V max (VRWM); compatible with 12 V automotive supply rails and 100BASE-T1 common-mode voltage range. |
| Holding Voltage | 28 V (Vh); guarantees latch-up-free recovery after clamping, preventing sustained current flow that could damage PHY drivers. |
| Dynamic Resistance | ≤0.6 Ω (IR = 40 A, tp = 100 ns); limits clamping voltage rise under high-current transients, protecting sensitive Ethernet PHY inputs. |
| AEC-Q101 Qualified | Qualified per stress test standard for discrete semiconductors; validated for -55 °C to +150 °C junction operation in engine bay and ADAS modules. |
Pinout & Package
SOT23 plastic surface-mounted package (2.9 mm × 1.3 mm × 1.0 mm body, 1.9 mm lead pitch), optimized for automated placement and reflow soldering in high-density automotive PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K (cathode) | Connects to first Ethernet differential line (e.g., BI_DA+); forms one half of dual-clamp path to common cathode. |
| 2 | K (cathode) | Connects to second Ethernet differential line (e.g., BI_DA−); symmetrically matched to Pin 1 for balanced transient suppression. |
| 3 | CC (common cathode) | Shared cathode node tied to system ground or chassis reference; enables coordinated clamping of both lines without cross-talk. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-line OPEN Alliance compliance | Fully passes all 100BASE-T1 EMC test suite (return loss, insertion loss, Ssd21, RF clamping) - required for Tier-1 Ethernet module certification. |
| Post-ESD parameter stability | S-parameters unchanged after 20× ±8 kV ISO 10605 discharges - eliminates need for post-stress revalidation in production testing. |
| Capacitance matching | ≤0.5% ΔCd/Cd between channels - preserves differential impedance and common-mode rejection ratio (CMRR) across temperature and voltage. |
| High trigger / low clamping trade-off | Vt1 ≥100 V with VCL <160 V at 2.3 A IPPM - suppresses destructive transients while avoiding interference with 1000BASE-T1 1-Vpp differential signals. |
Applications
| Automotive Ethernet Gateway | ADAS Camera Link |
|---|---|
|
Use Scenario: Protecting 1000BASE-T1 links between domain controller and central gateway in zonal architecture. IC Role / Device Role / Timing Role: Dual-line transient suppressor placed immediately before Ethernet PHY input pins to absorb coupling-induced ESD from harness connectors. Use Value: Maintains Sdd21 < −1 dB up to 1 GHz after repetitive ESD, ensuring uninterrupted video streaming and time-synchronized sensor fusion. |
Use Scenario: Shielding LVDS-based camera links upgraded to 100BASE-T1 in front-facing ADAS systems. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp on differential pair routing across flex PCBs and connector interfaces exposed to cabin ESD. Use Value: Enables <2 pF loading without degrading eye diagram opening, supporting 62.5 MHz symbol rate with >30% jitter margin. |
| Infotainment Head Unit | Electric Powertrain Control |
|
Use Scenario: Securing Ethernet backhaul between head unit MCU and display/audio processors in connected cockpit systems. IC Role / Device Role / Timing Role: Common-cathode dual diode providing symmetrical clamping on TX/RX pairs routed near high-noise power supplies and touch sensors. Use Value: Prevents ESD-induced PHY resets during hot-plug USB-C docking, verified via 15 kV OPEN Alliance 1000BASE-T1 adapted test protocol. |
Use Scenario: Safeguarding 100BASE-T1 communication between battery management system (BMS) and vehicle control unit in 800 V EV platforms. IC Role / Device Role / Timing Role: High-reliability ESD guard on isolated Ethernet interface exposed to high dV/dt noise from SiC inverters and DC-DC converters. Use Value: Sustains >−40 dB Ssd21 up to 500 MHz after 1000 contact discharges - preserving CAN-FD coexistence and functional safety diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel automotive Ethernet ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUF2221MUTAG | Higher capacitance (3.5 pF), lower trigger voltage (70 V), no OPEN Alliance 1000BASE-T1 validation data. | Limited to 100BASE-T1 only; unsuitable for 1000BASE-T1 PHYs requiring <2 pF and >100 V Vt1. | Select only if cost sensitivity outweighs 1000BASE-T1 readiness and high-speed signal integrity requirements. |
| Vishay VEML6030X01 | Single-channel configuration, requires two devices; lacks common-cathode layout and AEC-Q101 automotive qualification. | Increases board area and BOM count; not validated for automotive EMC test suites or repetitive ESD endurance. | Use only in non-automotive industrial Ethernet where AEC-Q101 and OPEN Alliance compliance are not mandated. |
Compared with NUF2221MUTAG and VEML6030X01, PESD2ETH1GT-QR uniquely combines OPEN Alliance 100/1000BASE-T1 full-suite compliance, sub-2-pF capacitance, 100 V trigger threshold, and AEC-Q101 qualification in a single SOT23 footprint - making it the only drop-in solution for next-generation automotive Ethernet modules requiring zero-compromise EMC robustness.
Availability
PESD2ETH1GT-QR is available at Aetrix Electronics and suitable for automotive Ethernet gateway design, ADAS camera link integration, infotainment head unit development, and electric powertrain control systems requiring stable component supply across extended product lifecycles.
Supply support for PESD2ETH1GT-QR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-performance, high-reliability logic, analog, and discrete components, with leadership in automotive-qualified protection devices and advanced packaging.
This device belongs to Nexperia's Automotive ESD Protection portfolio, engineered specifically to meet OPEN Alliance 100/1000BASE-T1 Ethernet physical layer requirements while maintaining AEC-Q101 qualification for under-hood and safety-critical applications.
FAQ
What is the maximum peak pulse current rating for PESD2ETH1GT-QR?
The rated peak pulse current (IPPM) is 2.3 A under 8/20 µs waveform per IEC 61000-4-5. This value reflects the device's ability to safely divert transient energy without degradation, validated across temperature and after repetitive ESD stress cycles per OPEN Alliance test protocols.
Does PESD2ETH1GT-QR support both 100BASE-T1 and 1000BASE-T1 standards?
Yes - it is fully compliant with OPEN Alliance 100BASE-T1 and validated against adapted 1000BASE-T1 test criteria including return loss, insertion loss, and differential-to-common-mode rejection. All published S-parameter data confirm performance retention up to 1 GHz with 1000BASE-T1–compatible common-mode chokes.
How is the common-cathode configuration implemented in the SOT23 package?
Pin 3 serves as the shared cathode terminal, while Pins 1 and 2 are individual cathodes connected to each Ethernet line. This topology enables symmetrical clamping action without internal series resistance or mismatch, preserving differential signal fidelity and minimizing skew between channels.
Is PESD2ETH1GT-QR qualified for under-hood temperature environments?
Yes - it is AEC-Q101 qualified with a junction temperature range of −55 °C to +150 °C and ambient operating range of −40 °C to +125 °C. Thermal derating curves and power dissipation data confirm stable clamping performance at elevated temperatures typical of engine compartment installations.
PESD2ETH1GT-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 2
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- 2.3A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 1.8pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-236AB
PESD2ETH1GT-QR FAQ
1.How can I place an order for PESD2ETH1GT-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD2ETH1GT-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD2ETH1GT-QR reliable?
The price and inventory of PESD2ETH1GT-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD2ETH1GT-QR is usually 5 days.
3.What payment methods are accepted for PESD2ETH1GT-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD2ETH1GT-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD2ETH1GT-QR?
PESD2ETH1GT-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD2ETH1GT-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD2ETH1GT-QR?
For technical support, including PESD2ETH1GT-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD2ETH1GT-QR requirements.
6.How does Aetrix verify that PESD2ETH1GT-QR is sourced from the original manufacturer or authorized distributors?
All PESD2ETH1GT-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD2ETH1GT-QR meets industry standards.
7.What is the process for return or replacement of PESD2ETH1GT-QR?
All PESD2ETH1GT-QR units undergo pre-shipment inspection (PSI). If there is an issue with PESD2ETH1GT-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD2ETH1GT-QR part is unused and in its original packaging.
Return procedure for PESD2ETH1GT-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD2ETH1GT-QR Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
