My Inquiry
My Account
Nexperia USA Inc. PESD2ETH-ADF
- Part No.:
- PESD2ETH-ADF
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-74, SOT-457
- Datasheet:
-
PESD2ETH-ADF.pdf
- Description:
- TVS DIODE 5.5VWM 12.3VC 6TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:8,102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD2ETH-AD from Nexperia is an ultra-low-capacitance double rail-to-rail ESD protection diode in SOT457 (TSOP6) package, designed to protect two high-speed automotive data lines-specifically 100BASE-T1 Ethernet and LVDS-against ESD transients up to 23 kV (ISO 10605) and 12 kV (IEC 61000-4-2), with per-channel capacitance of 2.0–2.3 pF at 1 MHz and reverse standoff voltage of 5.5 V.
For engineers reviewing the PESD2ETH-AD datasheet, PESD2ETH-AD pinout, PESD2ETH-AD application, or PESD2ETH-AD equivalent, this device is selected for AEC-Q101-qualified, low-distortion signal-line protection where sub-3 pF capacitance, rail-to-rail clamping, and dual-channel symmetry are critical for maintaining signal integrity in automotive Ethernet and LVDS interfaces.
Technical Context
The PESD2ETH-AD integrates three ESD protection elements: two symmetrical rail-to-rail diodes (pins 1/6 ↔ 4/3, referenced to GND and VCC) plus one dedicated Zener diode (pin 5 to GND), enabling robust clamping even when VCC is unpowered. Its architecture supports bidirectional transient suppression on differential pairs without DC bias dependency.
Clamping performance is characterized by dynamic resistance of 0.83 Ω (positive) and 0.62 Ω (negative), delivering VCL ≤12.3 V at 3.5 A (8/20 µs), while maintaining <100 nA reverse leakage at 5.5 V and forward voltage of 0.7 V at 1 mA-ensuring minimal loading on high-speed links.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance (per channel) | 2.0–2.3 pF @ 1 MHz, 0 V - preserves signal integrity on 100BASE-T1/LVDS traces up to 100+ MHz |
| Reverse Standoff Voltage | 5.5 V - matches 3.3 V/5 V automotive supply rails without false triggering |
| ESD Rating (IEC 61000-4-2) | ±12 kV contact - exceeds automotive OEM requirements for connector-level ESD immunity |
| ESD Rating (ISO 10605) | ±23 kV (330 pF, 2 kΩ) - validated for harsh vehicle-level discharge events |
| Clamping Voltage | 12.3 V @ 3.5 A, 8/20 µs - limits transient overvoltage to safe levels for PHY IC inputs |
| Dynamic Resistance | 0.83 Ω (positive), 0.62 Ω (negative) - ensures fast, low-impedance clamping response |
| AEC-Q101 Qualified | Yes - certified for under-hood and ADAS module deployment per automotive reliability standards |
Pinout & Package
Package: SOT457 (TSOP6), plastic surface-mounted, 6-lead SC-74 outline; dimensions: 3.1 × 2.7 × 1.1 mm (L × W × H), pitch 0.95 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O 1 | First protected signal line; bidirectionally clamped between VCC and GND via internal rail-to-rail diodes |
| 2 | GND | Primary reference ground for ESD current return path; must be low-inductance PCB connection |
| 3 | I/O 2 | Second protected signal line; electrically symmetric to Pin 1 for differential pair routing |
| 4 | I/O 2 | Redundant I/O 2 terminal (dual-pin assignment) - enables layout flexibility and lower inductance routing |
| 5 | VCC | Supply rail input for active clamping; allows enhanced protection when powered, but not required for basic operation |
| 6 | I/O 1 | Redundant I/O 1 terminal (dual-pin assignment) - supports balanced trace coupling and reduced loop area |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail dual-channel protection | Independent clamping paths from each I/O to both VCC and GND enable full-swing transient suppression without supply dependency |
| Ultra-low 2.0–2.3 pF capacitance | Minimizes insertion loss and phase distortion on 100BASE-T1 (66.67 MHz fundamental) and LVDS (≥300 Mbps) channels |
| Three-diode topology | Two rail-to-rail + one Zener (Pin 5→GND) provides fail-safe protection during power-down or brownout conditions |
| AEC-Q101 qualification | Validated for temperature cycling (-55 °C to 150 °C), humidity, and mechanical stress per automotive electronics standards |
| SOT457 footprint compatibility | Standard TSOP6 land pattern supports automated reflow assembly and IPC-7351B-compliant layout |
Applications
| 100BASE-T1 Automotive Ethernet | Automotive LVDS Interfaces |
|---|---|
|
Use Scenario: Protection of differential pair between TJA1100 PHY and external RJ45 connector in zonal E/E architecture. IC Role / Device Role / Timing Role: Signal-line ESD clamp placed within 3 mm of connector, providing bidirectional transient suppression without affecting 66.67 MHz clock recovery. Use Value: Enables compliance with OPEN Alliance TC10 ESD test plan (±15 kV contact) while maintaining <0.5 dB insertion loss at 100 MHz. |
Use Scenario: Shielded cable interface between ADAS camera sensor and SoC image processor over 1.5 m harness. IC Role / Device Role / Timing Role: Low-capacitance shunt protector on LVDS+ and LVDS− lines, preserving edge rate >1 V/ns for 12-bit raw video streams. Use Value: Prevents pixel corruption or frame drop during door-close ESD events (ISO 10605 Level 4) without degrading common-mode rejection. |
| USB 2.0 Automotive | Automotive Infotainment Display Links |
|
Use Scenario: In-vehicle USB-C port protecting D+ and D− lines connected to telematics control unit. IC Role / Device Role / Timing Role: Dual-channel ESD suppressor with matched capacitance ensuring <5% skew between data lines across 480 Mbps signaling. Use Value: Maintains USB 2.0 eye diagram mask compliance after ±12 kV IEC 61000-4-2 contact discharge. |
Use Scenario: MIPI D-PHY interface between infotainment head unit and TFT display panel in dashboard cluster. IC Role / Device Role / Timing Role: Rail-to-rail clamp on HS clock and data lanes, supporting 1.5 Gbps burst-mode operation with minimal jitter addition. Use Value: Eliminates display flicker or color banding caused by ESD-induced common-mode noise on flexible printed cables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4201MR6T1G | Higher capacitance (15 pF per channel), single-rail (I/O-to-GND only), no VCC pin | Limited to non-differential, lower-speed interfaces (<10 Mbps); unsuitable for 100BASE-T1 or LVDS | Select only for cost-sensitive, non-automotive 5 V logic line protection where bandwidth is not critical |
| Vishay VEML6030X01 | Optical ambient light sensor-not an ESD protector; incompatible function and package | Not applicable; functional mismatch | Exclude from ESD protection selection; misidentified part in cross-reference databases |
Compared with NUP4201MR6T1G, PESD2ETH-AD delivers 7× lower capacitance and rail-to-rail clamping essential for automotive Ethernet, while VEML6030X01 is a sensor-not a protection device-making it invalid for substitution.
Availability
PESD2ETH-AD is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, LVDS camera links, and USB 2.0 infotainment interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PESD2ETH-AD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-grade ESD protection and advanced packaging.
PESD2ETH-AD belongs to Nexperia's automotive ESD portfolio, engineered specifically for high-speed serial interfaces in vehicles-prioritizing ultra-low capacitance, AEC-Q101 compliance, and rail-to-rail clamping architecture.
FAQ
Is PESD2ETH-AD compatible with 100BASE-T1 PHYs such as the NXP TJA1100?
Yes. The PESD2ETH-AD is explicitly validated in Nexperia's application diagram with the TJA1100 PHY for 100BASE-T1. Its 2.0–2.3 pF capacitance, 5.5 V VRWM, and rail-to-rail clamping ensure minimal signal degradation while meeting OPEN Alliance ESD test requirements. Layout guidelines specify placement within 3 mm of the connector.
Does PESD2ETH-AD require VCC to be powered for ESD protection to function?
No. The device incorporates three independent protection paths: two rail-to-rail diodes (I/O to VCC/GND) and one Zener diode (Pin 5 to GND). When VCC is absent, the Zener diode and GND-referenced paths provide full ±12 kV IEC 61000-4-2 protection, confirmed in Section 10 of the datasheet.
What is the significance of dual I/O pins (Pins 1 & 6, Pins 3 & 4)?
Dual I/O pins reduce PCB trace inductance and improve current sharing during ESD events. Pins 1 and 6 both connect to I/O 1, allowing symmetric routing of differential pairs; similarly, Pins 3 and 4 serve I/O 2. This design lowers clamping impedance and enhances high-frequency transient response, as verified in TLP characterization (Section 9).
How does PESD2ETH-AD's 23 kV ISO 10605 rating compare to typical automotive requirements?
The 23 kV rating (330 pF, 2 kΩ) exceeds standard automotive OEM requirements-e.g., GMW3172 specifies 15 kV, Ford ES-XW7T-1A278-AC requires 12–15 kV. This margin ensures robustness against worst-case human-body discharges in dry cabin environments and supports long-term reliability in zonal architectures with multiple exposed connectors.
PESD2ETH-ADF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-74, SOT-457
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 12.3V (Typ)
- Current - Peak Pulse (10/1000µs):
- 3.5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- -
- Capacitance @ Frequency:
- 22pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
PESD2ETH-ADF FAQ
1.How can I place an order for PESD2ETH-ADF through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD2ETH-ADF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD2ETH-ADF reliable?
The price and inventory of PESD2ETH-ADF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD2ETH-ADF is usually 5 days.
3.What payment methods are accepted for PESD2ETH-ADF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD2ETH-ADF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD2ETH-ADF?
PESD2ETH-ADF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD2ETH-ADF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD2ETH-ADF?
For technical support, including PESD2ETH-ADF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD2ETH-ADF requirements.
6.How does Aetrix verify that PESD2ETH-ADF is sourced from the original manufacturer or authorized distributors?
All PESD2ETH-ADF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD2ETH-ADF meets industry standards.
7.What is the process for return or replacement of PESD2ETH-ADF?
All PESD2ETH-ADF units undergo pre-shipment inspection (PSI). If there is an issue with PESD2ETH-ADF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD2ETH-ADF part is unused and in its original packaging.
Return procedure for PESD2ETH-ADF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD2ETH-ADF Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
