Nexperia USA Inc. PESD2ETHAD-QX
- Part No.:
- PESD2ETHAD-QX
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-74, SOT-457
- Datasheet:
-
PESD2ETHAD-QX.pdf
- Description:
- PESD2ETHAD-Q/SOT457/SC-74
- Quantity:
- Payment:

- Shipping:

Inventory:3,007
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD2ETHAD-Q from Nexperia is an ultra-low-capacitance double rail-to-rail ESD protection diode in SOT457 (SC-74/TSOP6) package, designed to protect two high-speed automotive data lines-specifically 100BASE-T1 Ethernet and LVDS-against ESD up to 12 kV (IEC 61000-4-2) and 23 kV (ISO 10605), with per-channel capacitance of 2.0–2.3 pF at 1 MHz and reverse standoff voltage of 5.5 V.
For engineers reviewing the PESD2ETHAD-Q datasheet, PESD2ETHAD-Q pinout, PESD2ETHAD-Q application, or PESD2ETHAD-Q equivalent, this device is selected for automotive Ethernet signal integrity where sub-2.5 pF channel capacitance, rail-to-rail clamping, and AEC-Q101 qualification are mandatory design requirements.
Technical Context
This dual-channel ESD protector integrates two ultra-low-capacitance rail-to-rail diodes plus a dedicated VCC-to-ground Zener diode, enabling full protection even when supply is absent. It delivers bidirectional clamping with dynamic resistance of 0.83 Ω (positive) and 0.62 Ω (negative), and clamps transients to ≤12.3 V at 3.5 A (8/20 µs).
The device operates across –55 °C to +150 °C ambient, supports 100BASE-T1 differential signaling by placing directly at connector entry, and maintains <100 nA reverse leakage at 5.5 V, ensuring minimal signal loading on high-speed lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance (per I/O) | 2.0–2.3 pF @ 1 MHz, 0 V - preserves signal integrity on 100BASE-T1/LVDS links up to 100+ MHz |
| Reverse Standoff Voltage | 5.5 V - matches 3.3 V/5 V automotive bus rails without false triggering |
| ESD Rating (IEC 61000-4-2) | ±12 kV contact - exceeds automotive OEM ESD immunity requirements for exterior-facing ports |
| Clamping Voltage | 12.3 V @ 3.5 A (8/20 µs) - limits transient overvoltage to safe levels for PHY IC inputs |
| Dynamic Resistance | 0.83 Ω (positive), 0.62 Ω (negative) - enables fast, low-loss energy diversion during ESD events |
| AEC-Q101 Qualified | Yes - validated for automotive underhood and infotainment applications per stress test standard |
| Package | SOT457 (SC-74/TSOP6) - 6-pin surface-mount footprint with 0.65 mm pitch, optimized for high-density PCB layout |
Pinout & Package
SOT457 (SC-74/TSOP6) plastic surface-mount package: 6-lead, 1.7 mm × 3.1 mm body, 0.65 mm lead pitch, 0.95 mm height, with gull-wing leads and pin 1 index marker.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O 1 | Protected high-speed differential line (e.g., 100BASE-T1 TD+) |
| 2 | GND | Low-inductance ESD return path; must connect to solid ground plane |
| 3 | I/O 2 | Protected high-speed differential line (e.g., 100BASE-T1 TD−) |
| 4 | I/O 2 | Second terminal of I/O 2 rail-to-rail diode pair (shared cathode/anode configuration) |
| 5 | VCC | Supply-referenced Zener clamp node; enables active protection when powered |
| 6 | I/O 1 | Second terminal of I/O 1 rail-to-rail diode pair (shared cathode/anode configuration) |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail bidirectional clamping | Enables protection of both positive and negative transients on each I/O line without polarity constraints |
| Dedicated VCC-to-GND Zener diode | Ensures full ESD protection remains active even during power-down or supply brownout conditions |
| 2.0–2.3 pF per channel capacitance | Minimizes signal distortion and insertion loss on 100BASE-T1 (66.67 MHz fundamental) and LVDS channels |
| 0.62–0.83 Ω dynamic resistance | Reduces clamping voltage overshoot and improves energy dissipation efficiency during fast ESD pulses |
| AEC-Q101 qualification | Validates reliability for automotive under-hood and ADAS domain controller deployments over full temperature range |
Applications
| 100BASE-T1 Automotive Ethernet | Automotive LVDS Links |
|---|---|
Use Scenario: Protection of differential pairs in automotive Ethernet PHY interfaces compliant with OPEN Alliance BroadR-Reach specification. IC Role / Device Role / Timing Role: ESD transient suppressor placed immediately at connector entry before common-mode choke. Use Value: Maintains <2.3 pF loading per line to preserve signal rise/fall times and eye diagram integrity at 100 Mbps. |
Use Scenario: Signal line protection for camera sensor links (e.g., rear-view, surround-view) using LVDS output. IC Role / Device Role / Timing Role: Bidirectional rail-to-rail clamp on LVDS TX/RX pairs to prevent latch-up in serializer/deserializer ICs. Use Value: Clamps ±12 kV ESD strikes to <12.3 V while adding negligible jitter due to ultra-low capacitance. |
| USB 2.0 Automotive | Automotive Infotainment Display Interfaces |
Use Scenario: ESD hardening of USB 2.0 D+/D− lines in vehicle head units or telematics control units. IC Role / Device Role / Timing Role: Low-capacitance shunt protector placed between connector and USB transceiver IC. Use Value: Meets USB 2.0 eye mask requirements with <2.3 pF per line and <100 nA leakage at 5.5 V standoff. |
Use Scenario: Protection of high-speed display pixel clock and data lanes (e.g., FPD-Link III, LVDS) in digital instrument clusters. IC Role / Device Role / Timing Role: Dual-channel rail-to-rail clamp on parallel video data buses operating up to 1.5 Gbps. Use Value: Prevents display corruption or panel reset caused by ESD-induced latch-up in timing controller ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Single-channel, 0.5 pF typical capacitance, 5.5 V standoff, ±15 kV IEC 61000-4-2 rating | Requires two devices for dual-line protection; lacks integrated VCC clamp | Preferred only when lowest possible capacitance (<0.6 pF) is prioritized over integration and supply-independent operation |
| Vishay VEML6030X01 | Not applicable - optical ambient light sensor, not an ESD protector | N/A - incorrect functional category | Excluded from consideration; misidentified as ESD protection device |
Compared with NUP4105MR6T1G, PESD2ETHAD-Q provides integrated dual-channel rail-to-rail protection with VCC-referenced clamping in one SOT457 package, reducing PCB area and eliminating inter-device skew-critical for differential automotive Ethernet signals.
Availability
PESD2ETHAD-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY interfaces, LVDS camera links, and USB 2.0 infotainment systems requiring stable component supply with AEC-Q101 compliance and traceable sourcing.
Supply support for PESD2ETHAD-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and analog solutions for automotive and industrial markets.
PESD2ETHAD-Q belongs to Nexperia's automotive-grade ESD protection portfolio, engineered specifically for high-speed differential data lines in vehicles-emphasizing ultra-low capacitance, rail-to-rail clamping, and robust AEC-Q101 qualification.
FAQ
What is the maximum clamping voltage of PESD2ETHAD-Q during an 8/20 µs surge event?
The clamping voltage is 12.3 V at a peak pulse current of 3.5 A under 8/20 µs waveform conditions (IEC 61000-4-5). This value is measured from I/O pins to GND and ensures protected downstream PHY ICs remain within absolute maximum ratings during surge events.
Can PESD2ETHAD-Q protect signal lines when VCC is unpowered?
Yes. The device includes a dedicated Zener diode between pin 5 (VCC) and GND, enabling full rail-to-rail ESD protection on both I/O channels even when no supply voltage is applied-verified per ISO 10605 testing with 23 kV contact discharge.
How does the 2.0–2.3 pF capacitance impact 100BASE-T1 signal integrity?
At 66.67 MHz fundamental frequency, this capacitance introduces <0.1 dB insertion loss and <0.5° phase shift-well within OPEN Alliance eye mask tolerances. Layout best practices (short traces, ground vias near pins) maintain signal fidelity up to 150 MHz harmonics.
Is PESD2ETHAD-Q compatible with reflow soldering per J-STD-020?
Yes. The SOT457 package is qualified for standard lead-free reflow profiles (peak 260 °C, 20–40 sec above 217 °C), with recommended solder paste stencil apertures of 0.55 mm × 0.70 mm per pad and 6× land pattern per JEDEC MO-178AA.
PESD2ETHAD-QX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-74, SOT-457
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 12.3V
- Current - Peak Pulse (10/1000µs):
- 3.5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- Ethernet, USB
- Capacitance @ Frequency:
- 2pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
PESD2ETHAD-QX FAQ
1.How can I place an order for PESD2ETHAD-QX through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD2ETHAD-QX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD2ETHAD-QX reliable?
The price and inventory of PESD2ETHAD-QX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD2ETHAD-QX is usually 5 days.
3.What payment methods are accepted for PESD2ETHAD-QX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD2ETHAD-QX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD2ETHAD-QX?
PESD2ETHAD-QX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD2ETHAD-QX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD2ETHAD-QX?
For technical support, including PESD2ETHAD-QX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD2ETHAD-QX requirements.
6.How does Aetrix verify that PESD2ETHAD-QX is sourced from the original manufacturer or authorized distributors?
All PESD2ETHAD-QX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD2ETHAD-QX meets industry standards.
7.What is the process for return or replacement of PESD2ETHAD-QX?
All PESD2ETHAD-QX units undergo pre-shipment inspection (PSI). If there is an issue with PESD2ETHAD-QX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD2ETHAD-QX part is unused and in its original packaging.
Return procedure for PESD2ETHAD-QX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD2ETHAD-QX Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

