Nexperia USA Inc. PESD2ETHD-QX
- Part No.:
- PESD2ETHD-QX
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-74, SOT-457
- Datasheet:
-
PESD2ETHD-QX.pdf
- Description:
- PESD2ETHD-Q/SOT457/SC-74
- Quantity:
- Payment:

- Shipping:

Inventory:9,740
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD2ETHD-Q from Nexperia is an ultra-low-capacitance double rail-to-rail ESD protection diode in SOT457 (TSOP6) package, designed to protect two high-speed automotive data lines-specifically 100BASE-T1 Ethernet and LVDS-against ±8 kV IEC 61000-4-2 ESD events and 2.5 A 8/20 µs surges, with 1.3 pF typical capacitance per channel and 5.5 V reverse standoff voltage.
For engineers reviewing the PESD2ETHD-Q datasheet, PESD2ETHD-Q pinout, PESD2ETHD-Q application, or PESD2ETHD-Q equivalent, this device is selected for low-signal-distortion transient suppression in automotive Ethernet PHY interfaces where sub-2 pF capacitance, AEC-Q101 qualification, and rail-to-rail clamping without supply dependency are mandatory design requirements.
Technical Context
The PESD2ETHD-Q integrates three ESD protection elements: two ultra-low-capacitance bidirectional rail-to-rail diodes (pins 1/6 and 3/4) for differential signal lines, plus a dedicated Zener diode (pin 5 to GND) enabling protection even when VCC is unpowered. Its architecture supports symmetric clamping (±11.8 V typical at 2.5 A) with dynamic resistance of 1.1 Ω (positive) and 0.9 Ω (negative).
It operates across –55 °C to +150 °C ambient, meets ISO 10605 (330 pF/2 kΩ) up to 15 kV, and delivers <100 nA reverse leakage at 5.5 V. The device is optimized for placement directly at connectors in 100BASE-T1 layouts, minimizing trace inductance to preserve signal integrity above 66 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 5.5 V - Ensures no conduction during normal 3.3 V or 5 V signal operation on automotive Ethernet/LVDS lines. |
| Diode Capacitance (per channel) | 1.3 pF (typ) - Minimizes signal attenuation and timing skew on >100 Mbps differential links like 100BASE-T1. |
| Clamping Voltage (IPP = 2.5 A) | 11.8 V (typ) - Limits transient overvoltage to safe levels below PHY IC absolute maximum ratings. |
| ESD Rating (IEC 61000-4-2) | ±8 kV contact - Meets automotive OEM ESD immunity requirements for exterior-facing Ethernet ports. |
| Dynamic Resistance | 1.1 Ω (positive), 0.9 Ω (negative) - Enables fast, low-impedance clamping to suppress transients within nanoseconds. |
| AEC-Q101 Qualified | Yes - Validated for automotive underhood and infotainment applications per stress test standard for discrete semiconductors. |
Pinout & Package
Package: SOT457 (TSOP6), plastic surface-mounted, 6-lead SC-74 outline; dimensions 3.1 × 1.7 × 1.1 mm (L × W × H), pitch 0.95 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I/O 1 | Differential signal line A input/output; connected to rail-to-rail diode pair for bidirectional clamping. |
| 2 | GND | Low-inductance ground reference for ESD current return path; must be tied to solid PCB ground plane. |
| 3 | I/O 2 | Differential signal line B input/output; second rail-to-rail diode path, matched to Pin 1 for common-mode rejection. |
| 4 | I/O 2 | Redundant terminal for I/O 2; enables low-inductance dual routing in high-density automotive PCB layouts. |
| 5 | VCC | Supply rail connection for Zener-based protection; allows active clamping even if main system power is off. |
| 6 | I/O 1 | Redundant terminal for I/O 1; provides symmetrical layout flexibility and reduced parasitic inductance vs. single-pin routing. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance (1.3 pF) | Preserves signal rise/fall times and eye diagram integrity on 100BASE-T1 (66.67 MHz) and USB 2.0 (480 MHz) channels. |
| Rail-to-rail bidirectional clamping | Protects both positive and negative transients without polarity constraints, eliminating need for external biasing networks. |
| Three-diode architecture (2× I/O + 1× VCC) | Ensures fail-safe protection during cold-cranking or battery disconnect when VCC drops below operating range. |
| AEC-Q101 qualification | Validates reliability for 15-year automotive service life under thermal cycling, humidity, and mechanical shock conditions. |
Applications
| 100BASE-T1 Automotive Ethernet | Automotive LVDS Interfaces |
|---|---|
|
Use Scenario: Protection of differential pairs between Ethernet PHY and vehicle exterior connector in ADAS camera or radar modules. IC Role / Device Role / Timing Role: ESD transient suppressor placed immediately adjacent to mating connector, clamping fast-rising ESD pulses before they reach PHY silicon. Use Value: Maintains <1.3 pF loading to avoid degrading 100BASE-T1's 66.67 MHz fundamental frequency and ensures compliance with OPEN Alliance EMC test plans. |
Use Scenario: Shielding LVDS video links from display units (e.g., digital instrument clusters) against ESD discharge during service or environmental exposure. IC Role / Device Role / Timing Role: Low-capacitance shunt clamp on each LVDS pair, preserving differential skew and common-mode rejection ratio (CMRR) across temperature. Use Value: Enables robust 1+ Gbps video transmission with <0.1 UI jitter impact due to sub-2 pF total capacitance per line. |
| Automotive USB 2.0 | Automotive BroadR-Reach PHY |
|
Use Scenario: ESD hardening of USB 2.0 data lines in infotainment head units exposed to user-accessible ports. IC Role / Device Role / Timing Role: Bidirectional rail-to-rail diode array protecting D+/D− lines while maintaining full-speed (480 Mbps) signaling integrity. Use Value: Prevents bit errors and link resets by clamping ±8 kV contact discharges without distorting 480 MHz harmonics. |
Use Scenario: Transient suppression on BroadR-Reach (100BASE-T1) PHY side of common-mode choke in automotive Ethernet switches. IC Role / Device Role / Timing Role: Front-end protection element referenced to local PHY ground, reducing common-mode surge coupling into transformer windings. Use Value: Reduces post-surge retraining time by limiting clamped voltage to ≤12 V, keeping PHY within safe operating area during EMC testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Higher capacitance (3.5 pF), lower clamping voltage (8.5 V), single-channel dual-diode configuration. | Not rated to AEC-Q101; limited to non-safety-critical consumer-grade USB/LVDS. | Select only for cost-sensitive non-automotive designs where 100BASE-T1 bandwidth is not required. |
| Infineon ESD204-B1-W02 | Lower capacitance (0.5 pF), but single-line protection; requires two devices for differential pair, increasing board area. | Lacks integrated VCC-referenced Zener; failsafe protection unavailable during power loss. | Prefer for ultra-high-frequency (>1 GHz) RF lines where sub-1 pF is critical, but not for automotive Ethernet PHY protection. |
Compared with NUP4105MR6T1G and ESD204-B1-W02, the PESD2ETHD-Q uniquely combines AEC-Q101 qualification, differential rail-to-rail clamping in one SOT457 package, and fail-safe VCC-independent protection-making it the only drop-in solution for production 100BASE-T1 systems requiring zero-power ESD resilience.
Availability
PESD2ETHD-Q is available at Aetrix Electronics and suitable for automotive Ethernet PHY interfaces, LVDS display links, and USB 2.0 infotainment ports requiring stable component supply across multi-year vehicle production cycles.
Supply support for PESD2ETHD-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
The PESD2ETHD-Q belongs to Nexperia's automotive-qualified ESD protection portfolio, engineered specifically for high-speed serial interfaces in vehicles-including Ethernet, LVDS, and USB-where signal fidelity and AEC-Q101 compliance are non-negotiable.
FAQ
What is the maximum peak pulse current the PESD2ETHD-Q can handle?
The PESD2ETHD-Q is rated for 2.5 A peak pulse current under IEC 61000-4-5 8/20 µs waveform conditions. This value is measured from pins 1, 3, 4, or 6 to GND and reflects its capability to safely divert automotive-level surge transients without degradation.
Does the device require a VCC supply to provide ESD protection?
No. While Pin 5 accepts VCC to enable enhanced clamping via the integrated Zener diode, the rail-to-rail diodes on Pins 1/6 and 3/4 operate independently and provide full ±8 kV IEC 61000-4-2 protection even with VCC disconnected or at 0 V.
How does the 1.3 pF capacitance affect 100BASE-T1 signal integrity?
At 1.3 pF per channel, the PESD2ETHD-Q introduces negligible capacitive loading-less than 0.5% of the 100BASE-T1 channel's characteristic impedance (100 Ω)-preserving rise time, insertion loss, and return loss up to 100 MHz, as validated in Nexperia's application diagram Fig. 9.
Is the SOT457 package compatible with standard automotive PCB assembly processes?
Yes. The SOT457 (TSOP6) package uses standard 0.95 mm pitch and is qualified for both lead-free reflow (J-STD-020) and wave soldering. Nexperia provides verified footprints (Fig. 11 and Fig. 12) supporting IPC-7351B Class L density and automotive thermal cycling requirements.
PESD2ETHD-QX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-74, SOT-457
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 11.8V (Typ)
- Current - Peak Pulse (10/1000µs):
- 2.5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- -
- Capacitance @ Frequency:
- 16pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
PESD2ETHD-QX FAQ
1.How can I place an order for PESD2ETHD-QX through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD2ETHD-QX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD2ETHD-QX reliable?
The price and inventory of PESD2ETHD-QX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD2ETHD-QX is usually 5 days.
3.What payment methods are accepted for PESD2ETHD-QX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD2ETHD-QX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD2ETHD-QX?
PESD2ETHD-QX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD2ETHD-QX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD2ETHD-QX?
For technical support, including PESD2ETHD-QX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD2ETHD-QX requirements.
6.How does Aetrix verify that PESD2ETHD-QX is sourced from the original manufacturer or authorized distributors?
All PESD2ETHD-QX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD2ETHD-QX meets industry standards.
7.What is the process for return or replacement of PESD2ETHD-QX?
All PESD2ETHD-QX units undergo pre-shipment inspection (PSI). If there is an issue with PESD2ETHD-QX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD2ETHD-QX part is unused and in its original packaging.
Return procedure for PESD2ETHD-QX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD2ETHD-QX Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

