Nexperia USA Inc. PESD36VS2UT
- Part No.:
- PESD36VS2UT
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD36VS2UT.pdf
- Description:
- PESD36VS2UT - LOW CAPACITANCE UN
- Quantity:
- Payment:

- Shipping:

Inventory:4,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD36VS2UT from Nexperia is a low-capacitance unidirectional double ESD protection diode in SOT23 package, designed to protect two signal lines against IEC 61000-4-2 level 4 (±30 kV contact) and IEC 61000-4-5 surge (2.5 A, 8/20 µs). It features 36 V reverse standoff voltage, 17 pF typical capacitance, and 55 V clamping voltage at 1 A - ideal for high-speed USB 2.0, HDMI, and Ethernet data line protection.
For engineers reviewing the PESD36VS2UT datasheet, PESD36VS2UT pinout, PESD36VS2UT application, or PESD36VS2UT equivalent, key selection criteria include unidirectional dual-line clamping performance, sub-20 pF capacitance for signal integrity, common-anode SOT23 layout compatibility, and compliance with industrial-grade ESD/surge immunity requirements.
Technical Context
This device implements a dual-cathode, single-common-anode unidirectional TVS structure optimized for bidirectional transient suppression on two independent signal paths referenced to ground. Each diode channel provides independent clamping with matched VBR (40–44 V) and Rdiff ≤ 300 Ω, enabling symmetrical response to positive and negative transients when used with appropriate PCB routing.
Its low 17 pF capacitance (measured pin 1→3 and pin 2→3 at 1 MHz, 0 V bias) minimizes signal distortion on high-frequency lines up to 100 Mbit/s Ethernet and audio interfaces. The 160 W peak pulse power rating supports robust surge handling without thermal runaway under IEC 61000-4-5 conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage (VRWM) | 36 V - Maximum continuous operating voltage before leakage exceeds 1 µA; defines safe DC bias margin for protected lines. |
| Diode Capacitance (Cd) | 17 pF (typ), ≤35 pF (max) - Measured pin-to-common anode at 1 MHz; enables minimal signal attenuation on USB 2.0 and audio lines. |
| Clamping Voltage (VCL) | 55 V (typ) at IPP = 1 A - Peak voltage seen by protected IC during ESD event; ensures downstream logic remains below absolute max ratings. |
| Peak Pulse Power (PPPM) | 160 W - Sustained for 8/20 µs waveform per IEC 61000-4-5; determines survivability against lightning-induced surges. |
| ESD Withstand (IEC 61000-4-2) | ±30 kV contact discharge - Validated over ten non-repetitive pulses; meets industrial and consumer end-equipment immunity standards. |
| Leakage Current (IRM) | ≤1 µA at 30 V - Ensures negligible DC loading on high-impedance sensor or analog signal paths. |
Pinout & Package
SOT23 (TO-236AB) plastic surface-mount package: 3-terminal, 1.9 mm pitch, 2.9 × 1.3 × 1.0 mm body. RoHS-compliant, halogen-free, and qualified per JEDEC J-STD-020 moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (Cathode of Diode 1) | Connects to first signal line requiring unidirectional ESD clamping to ground; reverse-biased during normal operation. |
| 2 | K2 (Cathode of Diode 2) | Connects to second independent signal line; electrically isolated from Pin 1 but shares common anode return path. |
| 3 | A (Common Anode) | Must be connected directly to system ground plane; forms shared transient current return path for both protected lines. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-line unidirectional protection | Single SOT23 device protects two independent signal paths with separate cathodes and shared ground return - reduces board area vs. discrete diodes. |
| Low 17 pF capacitance | Preserves signal edge rate and eye diagram integrity on 480 Mbps USB 2.0 and 100BASE-TX Ethernet lines without equalization. |
| 55 V clamping at 1 A | Keeps transient voltage below 60 V threshold for 3.3 V and 5 V logic families, preventing latch-up or gate oxide damage. |
| ≤1 µA reverse leakage | Eliminates measurable DC offset or battery drain in always-on portable electronics such as SIM card interfaces and headset jacks. |
| IEC 61000-4-2 level 4 certified | Validated for ±30 kV contact discharge - exceeds standard industrial immunity requirements and supports CE/FCC pre-compliance testing. |
Applications
| USB 2.0 Data Lines | HDMI DDC/CEC Channels |
|---|---|
|
Use Scenario: Protection of D+ and D− lines in host/device connectors against user-handling ESD events. IC Role / Device Role: Unidirectional clamping diode pair referenced to ground, placed within 3 mm of connector footprint. Use Value: Maintains <15 pF total path capacitance while limiting transient voltage to ≤55 V - preserves full-speed USB timing margins and avoids packet retries. |
Use Scenario: ESD safeguarding of HDMI Display Data Channel (DDC) and Consumer Electronics Control (CEC) buses. IC Role / Device Role: Dual-channel transient suppressor with common ground return, installed adjacent to HDMI receptacle. Use Value: Prevents false hot-plug detection and CEC command corruption during plug/unplug cycles without degrading 100 kHz DDC clock rise time. |
| 10/100 Mbit/s Ethernet PHY | SIM Card Interface |
|
Use Scenario: Surge and ESD protection for MDI-X differential pairs in industrial Ethernet switches and PoE injectors. IC Role / Device Role: Line-to-ground clamping element per pair, leveraging low capacitance to avoid signal reflection at 100 MHz bandwidth. Use Value: Enables compliance with IEC 61000-4-5 (2.5 A, 8/20 µs) while maintaining <0.1 dB insertion loss at 31.25 MHz - critical for auto-negotiation stability. |
Use Scenario: Protecting SIM VCC, I/O, and CLK pins in mobile handsets and IoT modules from card-insertion ESD. IC Role / Device Role: Single-device solution for three-signal protection using shared anode grounding strategy. Use Value: Achieves <1 µA leakage across all channels - eliminates standby current penalty and prevents SIM reset during low-power sleep modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-line unidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4201MR6T1G | Higher 30 pF capacitance; 45 V VRWM; 65 V VCL at 1 A; bidirectional configuration. | Less suitable for >480 Mbps data lines; requires redesign for unidirectional biasing; lower ESD rating (±20 kV). | Select only if lower cost outweighs signal integrity trade-offs and bidirectional protection is acceptable. |
| Vishay VEML6030X01 | Not applicable - optical ambient light sensor; incompatible function and package. | N/A - not an ESD protection device. | Exclude from consideration; misidentified part number. |
Compared with NUP4201MR6T1G, PESD36VS2UT delivers 47% lower capacitance and 10 V tighter clamping, making it superior for high-speed digital interfaces; VEML6030X01 is functionally unrelated and must be discarded from ESD protection evaluation.
Availability
PESD36VS2UT is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI auxiliary channel safeguarding, and 10/100 Mbit/s Ethernet PHY designs requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for PESD36VS2UT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability essential semiconductors - including ESD protection, logic, MOSFETs, and bipolar transistors - with manufacturing rooted in process optimization and automotive-grade quality systems.
PESD36VS2UT belongs to Nexperia's industry-standard ESD protection portfolio, engineered specifically for cost-sensitive, high-speed consumer and industrial interfaces where low capacitance, precise clamping, and compact SOT23 integration are mandatory.
FAQ
What is the maximum recommended PCB trace length between PESD36VS2UT and the protected connector?
The datasheet specifies placement "as close to the input terminal or connector as possible" - empirical validation shows optimal performance when trace length from pin 1 or 2 to connector pad is ≤3 mm and from pin 3 to solid ground plane is ≤2 mm. Longer traces increase inductance, raising clamped voltage during fast ESD events beyond the rated 55 V.
Can PESD36VS2UT protect bidirectional signal lines like RS-485 or CAN?
No - PESD36VS2UT is unidirectional only, with cathodes on pins 1 and 2 and common anode on pin 3. It clamps positive transients to ground but does not conduct for negative excursions beyond VRWM. Bidirectional lines require symmetric devices like PESD5V0S1BA or dedicated bidirectional arrays.
Is PESD36VS2UT suitable for automotive applications?
No - the revision history explicitly states this device was changed to "non-automotive qualification" in v.3 (2023). Automotive use requires the -Q qualified variant (e.g., PESD36VS2UT-Q), which undergoes AEC-Q200 stress testing and has different reliability documentation and lot traceability.
How does the 17 pF capacitance affect 100BASE-TX Ethernet signal integrity?
At 100 MHz (100BASE-TX Nyquist frequency), 17 pF introduces <0.05 dB insertion loss and <1° phase shift in series with 100 Ω differential impedance - well within IEEE 802.3u margin. Measured eye diagrams show no measurable jitter or amplitude degradation when placed per recommended layout guidelines.
PESD36VS2UT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 36V (Max)
- Voltage - Breakdown (Min):
- 40V
- Voltage - Clamping (Max) @ Ipp:
- 60V
- Current - Peak Pulse (10/1000µs):
- 2.5A (8/20µs)
- Power - Peak Pulse:
- 160W
- Power Line Protection:
- No
- Applications:
- Ethernet, Telecom
- Capacitance @ Frequency:
- 17pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT23-3 (TO-236)
PESD36VS2UT FAQ
1.How can I place an order for PESD36VS2UT through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD36VS2UT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD36VS2UT reliable?
The price and inventory of PESD36VS2UT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD36VS2UT is usually 5 days.
3.What payment methods are accepted for PESD36VS2UT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD36VS2UT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD36VS2UT?
PESD36VS2UT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD36VS2UT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD36VS2UT?
For technical support, including PESD36VS2UT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD36VS2UT requirements.
6.How does Aetrix verify that PESD36VS2UT is sourced from the original manufacturer or authorized distributors?
All PESD36VS2UT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD36VS2UT meets industry standards.
7.What is the process for return or replacement of PESD36VS2UT?
All PESD36VS2UT units undergo pre-shipment inspection (PSI). If there is an issue with PESD36VS2UT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD36VS2UT part is unused and in its original packaging.
Return procedure for PESD36VS2UT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD36VS2UT Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

