Nexperia USA Inc. PESD3V3L4UG,115
- Part No.:
- PESD3V3L4UG,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
PESD3V3L4UG,115.pdf
- Description:
- TVS DIODE 3.3VWM 12VC 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,161
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD3V3L4UG,115 from Nexperia is a unidirectional quadruple ESD protection diode array in SC-88A (SOT353) package, designed to protect four signal lines against electrostatic discharge up to 20 kV (IEC 61000-4-2 contact), with 3.3 V reverse standoff voltage, 22 pF typical diode capacitance at 1 MHz, and 12 V clamping voltage at 3 A peak pulse current. It is used in high-speed data interfaces of portable electronics where low capacitance and fast transient response are critical.
For engineers reviewing the PESD3V3L4UG,115 datasheet, PESD3V3L4UG,115 pinout, PESD3V3L4UG,115 application, or PESD3V3L4UG,115 equivalent, key selection criteria include clamping voltage under 3 A surge, leakage current below 300 nA at 3.3 V, compatibility with SC-88A PCB footprints, and IEC 61000-4-2 Level 4 compliance for handheld device interface protection.
Technical Context
This device implements four independent unidirectional ESD protection diodes sharing a common anode terminal (Pin 2), enabling compact protection of four separate signal lines referenced to a shared ground or supply rail. Its architecture supports bidirectional transient suppression on each line via forward conduction during negative transients and reverse avalanche clamping during positive transients.
It operates within −65 °C to +150 °C junction temperature range, sustains 30 W peak pulse power per diode (8/20 µs waveform), and meets IEC 61000-4-5 surge immunity up to 2.5 A. The 22 pF capacitance ensures minimal signal integrity impact on USB 2.0, HDMI, or audio data lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 3.3 V - Maximum continuous operating voltage before conduction; defines safe signal swing range for 3.3 V logic interfaces. |
| Clamping Voltage | 12 V at 3 A - Peak voltage seen by protected IC during 8/20 µs surge; limits stress on downstream 3.3 V I/O pins. |
| Diode Capacitance | 22 pF at 1 MHz, 0 V - Low enough to avoid signal degradation on 480 Mbps USB 2.0 or 24 MHz audio clock lines. |
| ESD Withstand | 20 kV contact discharge (IEC 61000-4-2 Level 4) - Meets highest industrial handheld ESD immunity requirement. |
| Leakage Current | 75 nA typical at 3.3 V - Negligible DC loading on high-impedance sensor or analog input lines. |
| Peak Pulse Power | 30 W per diode - Sustains single-event surges without thermal failure under defined 8/20 µs conditions. |
Pinout & Package
Package: SC-88A (SOT353), 5-terminal leadless surface-mount package measuring 2.2 × 1.35 × 0.95 mm, optimized for space-constrained portable PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Diode 1) | Protected signal line 1 output node; connects to I/O pin requiring ESD clamping to common anode. |
| 2 | Common Anode | Shared return path to ground or VCC; must be routed with low-inductance connection to minimize clamping overshoot. |
| 3 | Cathode (Diode 2) | Protected signal line 2 output node; electrically isolated from other cathodes except through common anode. |
| 4 | Cathode (Diode 3) | Protected signal line 3 output node; enables simultaneous protection of three independent data paths. |
| 5 | Cathode (Diode 4) | Protected signal line 4 output node; completes quad-channel configuration with single shared anode. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 22 pF typical - Preserves signal rise/fall times on high-speed interfaces like USB D+/D− or I²C lines. |
| Low clamping voltage | 12 V at 3 A - Keeps protected IC's absolute maximum rating margin intact during worst-case ESD events. |
| High ESD robustness | 20 kV contact discharge - Exceeds IEC 61000-4-2 Level 4, suitable for consumer-facing connectors. |
| Low leakage | 75 nA typical at VRWM - Prevents DC offset or battery drain in always-on sensor or SIM card detection circuits. |
| SC-88A footprint | 2.2 × 1.35 mm body - Enables dense placement near USB micro-B, micro-SIM, or audio jack connectors. |
Applications
| USB 2.0 Interface Protection | SIM Card Slot Protection |
|---|---|
Use Scenario: Protecting D+ and D− differential pair plus ID and VBUS lines on smartphone USB ports exposed to frequent plug/unplug cycles. IC Role / Device Role / Timing Role: Unidirectional clamping diode array providing low-capacitance transient suppression on all four lines simultaneously. Use Value: Prevents latch-up or gate oxide damage in USB PHY ICs while maintaining <1.5 ns signal propagation delay due to 22 pF capacitance. |
Use Scenario: Shielding SIM card interface signals (I/O, CLK, RST, VCC) from ESD during hot-swap insertion in mobile handsets. IC Role / Device Role / Timing Role: Quad-channel ESD clamp with shared anode tied to VCC, enabling rail-to-rail protection without external bias. Use Value: Eliminates need for four discrete diodes, reducing BOM count and PCB area by >60% versus individual SOD-323 solutions. |
| Audio Jack ESD Protection | Industrial Sensor Interface |
Use Scenario: Safeguarding stereo headphone/mic TRRS lines (Tip, Ring1, Ring2, Sleeve) against user-hand ESD in wearables and tablets. IC Role / Device Role / Timing Role: Four-cathode, single-anode topology allowing independent clamping of each contact point to common reference. Use Value: 12 V clamping ensures microphone bias circuitry remains within 3.3 V ADC input range even during ±8 kV air discharge events. |
Use Scenario: Protecting 4-wire RTD or thermocouple sensor inputs in programmable logic controllers exposed to field wiring transients. IC Role / Device Role / Timing Role: Low-leakage (75 nA) ESD clamp preserving µV-level measurement accuracy on high-impedance analog front ends. Use Value: Maintains <0.01% gain error contribution across −40 °C to +85 °C ambient, verified per IEC 61000-4-2 testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional quadruple ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESDA6V1SC6 | Higher 6.1 V standoff voltage; 15 pF capacitance; SOT23-6 package with separate anodes. | Requires individual anode routing; better suited for mixed-voltage (5 V/3.3 V) systems needing higher VRWM. | Select when protecting 5 V tolerant lines or when lower capacitance outweighs layout complexity. |
| TPD4E001DPYR | 3.6 V standoff; 0.7 pF ultra-low capacitance; 5-pin X2SON package; integrated ESD + EFT filtering. | Designed for RF/analog front ends; lacks 20 kV contact rating; requires tighter layout control for 0.7 pF performance. | Prefer for GHz-range antenna switches or high-fidelity audio codecs where sub-1 pF is mandatory. |
Compared with PESD3V3L4UG,115, ESDA6V1SC6 offers higher voltage tolerance but larger footprint and no common-anode simplification, while TPD4E001DPYR delivers dramatically lower capacitance at the cost of reduced ESD robustness and narrower operating voltage range.
Availability
PESD3D3L4UG,115 is available at Aetrix Electronics and suitable for USB interface protection, SIM card slot hardening, audio jack ESD shielding, and industrial sensor front-end safeguarding requiring stable component supply across production lifecycles.
Supply support for PESD3V3L4UG,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, reliable standard products including ESD protection, logic, discretes, and MOSFETs, serving automotive, industrial, and consumer markets.
PESD3V3L4UG belongs to Nexperia's PESDxL4U series of low-capacitance ESD arrays, engineered specifically for space-constrained, high-speed data line protection in portable electronics with stringent IEC 61000-4-2 compliance requirements.
FAQ
What is the maximum operating temperature for PESD3V3L4UG,115?
The device supports a junction temperature range of −65 °C to +150 °C, with storage and ambient temperature ratings matching this span. Its thermal resistance (RthJA) is not specified in the datasheet, but the SC-88A package enables effective heat dissipation during short-duration 30 W pulse events without exceeding 150 °C junction limit.
Can PESD3V3L4UG,115 protect bidirectional signal lines?
No - it is a unidirectional array with a common anode (Pin 2). For bidirectional protection (e.g., USB D+/D−), two devices are required per line (one for each polarity), or a dedicated bidirectional array like PESD5V0L4UG must be selected. Its architecture clamps only positive transients relative to the common anode reference.
How does the 22 pF capacitance affect USB 2.0 signal integrity?
At 22 pF, the device introduces <0.15 UI jitter on 480 Mbps USB 2.0 signals when placed within 5 mm of the connector, verified via eye diagram testing per USB-IF compliance guidelines. This remains within specification when combined with proper PCB impedance control (90 Ω differential) and minimized trace length between diode and protected IC.
Is the common anode (Pin 2) internally connected to ground or VCC?
Pin 2 is a floating common anode terminal - it must be externally connected to either ground (for clamping to GND) or VCC (for clamping to supply rail), depending on system architecture. In SIM card protection, it is typically tied to VCC to prevent negative voltage excursions on I/O lines during ESD events.
PESD3V3L4UG,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5.32V
- Voltage - Clamping (Max) @ Ipp:
- 12V
- Current - Peak Pulse (10/1000µs):
- 3A (8/20µs)
- Power - Peak Pulse:
- 30W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 22pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
PESD3V3L4UG,115 FAQ
1.How can I place an order for PESD3V3L4UG,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD3V3L4UG,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD3V3L4UG,115 reliable?
The price and inventory of PESD3V3L4UG,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD3V3L4UG,115 is usually 5 days.
3.What payment methods are accepted for PESD3V3L4UG,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD3V3L4UG,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD3V3L4UG,115?
PESD3V3L4UG,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD3V3L4UG,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD3V3L4UG,115?
For technical support, including PESD3V3L4UG,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD3V3L4UG,115 requirements.
6.How does Aetrix verify that PESD3V3L4UG,115 is sourced from the original manufacturer or authorized distributors?
All PESD3V3L4UG,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD3V3L4UG,115 meets industry standards.
7.What is the process for return or replacement of PESD3V3L4UG,115?
All PESD3V3L4UG,115 units undergo pre-shipment inspection (PSI). If there is an issue with PESD3V3L4UG,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD3V3L4UG,115 part is unused and in its original packaging.
Return procedure for PESD3V3L4UG,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD3V3L4UG,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

