Nexperia USA Inc. PESD3V3L5UV,115
- Part No.:
- PESD3V3L5UV,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOT-563, SOT-666
- Datasheet:
-
PESD3V3L5UV,115.pdf
- Description:
- TVS DIODE 3.3VWM 12VC SOT666
- Quantity:
- Payment:

- Shipping:

Inventory:9,956
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD3V3L5UV,115 from Nexperia is a unidirectional five-channel ESD protection diode array in SOT666 package, rated for 3.3 V reverse standoff voltage, 22 pF typical diode capacitance, 20 kV IEC 61000-4-2 contact ESD immunity, and 12 V clamping voltage at 2.5 A surge current - deployed to safeguard high-speed data lines in portable electronics interfaces.
For engineers reviewing the PESD3V3L5UV,115 datasheet, PESD3V3L5UV,115 pinout, PESD3V3L5UV,115 application, or PESD3V3L5UV,115 equivalent, key selection criteria include low-capacitance signal-line protection, ultra-low leakage (<300 nA), compact flat-lead SOT666 footprint, and compliance with IEC 61000-4-2 level 4 and IEC 61000-4-5 surge standards.
Technical Context
This device integrates five identical unidirectional ESD protection diodes sharing a common anode (Pin 2), enabling simultaneous clamping of up to five positive-polarity signal lines against transients. Its architecture supports operation with signals referenced to ground only - not bidirectional or AC-coupled lines without external biasing.
Clamping occurs via avalanche breakdown above 5.6 V (typical VBR), limiting transient voltage to ≤12 V at 2.5 A (8/20 µs waveform), while maintaining 3.3 V DC operating margin and 22 pF capacitance at 0 V bias - critical for USB 2.0, HDMI, and SIM card interface integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 3.3 V - maximum continuous DC or RMS signal voltage before conduction begins; defines safe operating range for 3.3 V logic interfaces. |
| Diode Capacitance | 22 pF (typ) at 1 MHz, 0 V - ensures minimal signal distortion on high-speed lines (e.g., USB D+/D−, SDIO, audio codecs). |
| Clamping Voltage | 12 V at 2.5 A (8/20 µs) - peak voltage seen by protected IC during worst-case surge; limits stress on downstream 3.3 V receivers. |
| ESD Withstand | 20 kV contact discharge (IEC 61000-4-2) - exceeds industrial and consumer immunity requirements for handheld device ports. |
| Peak Pulse Power | 25 W per diode - sustains single-event surge energy without degradation; validated per IEC 61000-4-5 (1.2/50 µs + 8/20 µs composite). |
| Leakage Current | 300 nA max at 3.3 V - negligible loading on battery-powered sensor or SIM card detection circuits. |
| Breakdown Voltage | 5.6 V (typ) at 1 mA - precise trigger threshold ensures early clamping before system-level damage occurs. |
Pinout & Package
SOT666 is a 6-pin ultra-small flat-lead surface-mount package (1.7 × 1.5 × 0.5 mm), optimized for space-constrained PCB layouts near connectors and I/O ports. Its gull-wing leads enable reliable reflow soldering and mechanical stability under thermal cycling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Diode 1) | Protected signal line 1 input; connects to I/O trace requiring ESD clamping to common anode. |
| 2 | Common Anode | Shared return path to ground or local decoupling capacitor; must be routed with low-inductance connection. |
| 3 | Cathode (Diode 2) | Protected signal line 2 input; electrically isolated from Pin 1 but shares same clamping reference (Pin 2). |
| 4 | Cathode (Diode 3) | Protected signal line 3 input; enables compact 3-line protection without discrete devices or larger arrays. |
| 5 | Cathode (Diode 4) | Protected signal line 4 input; supports multi-lane interfaces like parallel camera or memory buses. |
| 6 | Cathode (Diode 5) | Protected signal line 5 input; completes full five-channel protection set for complex peripheral connectors. |
Key Features
| Feature | Design Value |
|---|---|
| Five-channel unidirectional protection | Single-package solution for 5 independent positive-polarity signal lines - reduces BOM count and layout area vs. discrete diodes. |
| 22 pF typical capacitance | Preserves signal integrity on 480 Mbps USB 2.0 and 25 MHz SDIO paths without measurable rise-time degradation. |
| 12 V clamping at 2.5 A | Keeps protected ICs within absolute maximum ratings during IEC 61000-4-5 surge events (e.g., docking station hot-plug). |
| 3.3 V standoff rating | Direct compatibility with 3.3 V LDO outputs, microcontroller GPIOs, and SIM card interface voltages without derating. |
| 20 kV ESD immunity | Meets IEC 61000-4-2 level 4 for both air and contact discharge - required for CE-marked portable medical and consumer devices. |
Applications
| USB 2.0 Interface Protection | SIM Card Slot Protection |
|---|---|
Use Scenario: Protecting D+ and D− data lines, ID pin, and VBUS sense path in smartphone USB OTG ports. IC Role / Device Role: Unidirectional clamping diode array placed between connector and USB transceiver IC. Use Value: Prevents ESD-induced latch-up or gate oxide rupture in PHY ICs while adding <0.5 mm² PCB area. |
Use Scenario: Shielding SIM card interface pins (CLK, I/O, RST, VCC) from user-handling ESD during insertion/removal. IC Role / Device Role: Five-channel transient suppressor tied to each active SIM signal line with shared ground return. Use Value: Eliminates field failures caused by >15 kV contact discharge on exposed card slots in LTE modules. |
| Mobile Audio Codec I/O | Industrial Sensor Hub Interface |
Use Scenario: Guarding analog audio inputs (MIC_L/R), headset detect, and button sense lines in wireless earbuds. IC Role / Device Role: Low-capacitance ESD clamp preserving SNR on 20 kHz bandwidth analog paths. Use Value: Maintains THD+N <0.01% at 1 kHz while surviving repeated 15 kV air-discharge events on charging case ports. |
Use Scenario: Securing four I²C lines (SCL, SDA, ALERT, ADDR) plus VDD_IO rail in smart factory sensor nodes. IC Role / Device Role: Signal-line protector co-located with I²C level shifter and MCU GPIO header. Use Value: Enables robust 100 kHz I²C communication over 20 cm flex cables in electrostatic-prone manufacturing environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PESD3V3L5UY | Same electrical specs, but SC-88 (SOT363) package - 2.2 × 1.35 mm, higher profile (1.1 mm), gull-wing leads. | Better suited for wave-soldered legacy boards or where thermal mass aids surge dissipation. | Select when board assembly uses wave soldering or requires larger land pattern tolerance. |
| ESD5V3U5MUTAG | 3.3 V standoff, 18 pF capacitance, 11 V clamping at 2.5 A - lower capacitance and tighter clamping, but 0.65 mm pitch. | Preferred for ultra-high-speed interfaces (e.g., MIPI D-PHY) where sub-20 pF is mandatory. | Choose when optimizing for 1.5 Gbps differential signaling or space-constrained RF module edges. |
Compared with PESD3V3L5UV,115, PESD3V3L5UY offers easier manual rework and wave-solder compatibility at the cost of 0.6 mm greater height, while ESD5V3U5MUTAG delivers superior high-frequency performance but demands finer-pitch placement accuracy and tighter layout control.
Availability
PESD3D3L5UV,115 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, SIM card slot hardening, and mobile audio codec I/O requiring stable component supply across production ramps and long-life industrial programs.
Supply support for PESD3V3L5UV,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies - delivering high-performance, reliable discrete, logic, and MOSFET solutions for automotive, industrial, and consumer markets.
The PESDxL5UV series belongs to Nexperia's ESD protection portfolio, engineered specifically for space-constrained, high-reliability signal-line protection in portable and wearable electronics with strict capacitance and clamping constraints.
FAQ
What is the maximum continuous operating voltage for PESD3V3L5UV,115?
The device has a reverse standoff voltage (VRWM) of 3.3 V - meaning it can safely block up to 3.3 V DC or RMS signal voltage without conducting. Exceeding this value risks premature conduction and increased leakage, potentially disrupting 3.3 V logic levels in connected ICs.
Can PESD3V3L5UV,115 protect bidirectional signal lines like I²C or UART?
No - it is strictly unidirectional, with a common anode configuration. For bidirectional lines, a symmetrical (bidirectional) ESD array such as PESD5V0X1BLY or dedicated dual-rail protection is required to clamp both positive and negative transients relative to ground.
How does the 22 pF capacitance impact USB 2.0 signal integrity?
At 22 pF, the device adds negligible loading to USB 2.0 D+/D− lines: measured eye diagrams show <1% jitter increase and no measurable rise-time degradation at 480 Mbps, provided layout keeps trace length from connector to diode <5 mm and ground return path inductance <1 nH.
Is PESD3V3L5UV,115 compatible with lead-free reflow profiles?
Yes - Nexperia qualifies the SOT666 package for standard JEDEC J-STD-020D reflow profiles, including peak temperatures up to 260 °C for 30 seconds. The device withstands three reflow cycles without parameter shift or delamination, per manufacturer qualification reports.
PESD3V3L5UV,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOT-563, SOT-666
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5.3V
- Voltage - Clamping (Max) @ Ipp:
- 12V
- Current - Peak Pulse (10/1000µs):
- 2.5A (8/20µs)
- Power - Peak Pulse:
- 25W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 22pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-666
PESD3V3L5UV,115 FAQ
1.How can I place an order for PESD3V3L5UV,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD3V3L5UV,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD3V3L5UV,115 reliable?
The price and inventory of PESD3V3L5UV,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD3V3L5UV,115 is usually 5 days.
3.What payment methods are accepted for PESD3V3L5UV,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD3V3L5UV,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD3V3L5UV,115?
PESD3V3L5UV,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD3V3L5UV,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD3V3L5UV,115?
For technical support, including PESD3V3L5UV,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD3V3L5UV,115 requirements.
6.How does Aetrix verify that PESD3V3L5UV,115 is sourced from the original manufacturer or authorized distributors?
All PESD3V3L5UV,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD3V3L5UV,115 meets industry standards.
7.What is the process for return or replacement of PESD3V3L5UV,115?
All PESD3V3L5UV,115 units undergo pre-shipment inspection (PSI). If there is an issue with PESD3V3L5UV,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD3V3L5UV,115 part is unused and in its original packaging.
Return procedure for PESD3V3L5UV,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD3V3L5UV,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

