Nexperia USA Inc. PESD3V3S2UT-QR
- Part No.:
- PESD3V3S2UT-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD3V3S2UT-QR.pdf
- Description:
- PESD3V3S2UT-Q/SOT23/TO-236AB
- Quantity:
- Payment:

- Shipping:

Inventory:9,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD3V3S2UT-Q from Nexperia is a unidirectional double ESD protection diode in SOT23 package, designed to protect two data lines against IEC 61000-4-2 level 4 ESD (±30 kV contact) and IEC 61000-4-5 surge (18 A, 8/20 µs). It features 3.3 V reverse standoff voltage, 207–300 pF capacitance, and 20 V clamping at 18 A - ideal for high-speed USB 2.0 and HDMI signal line protection.
For engineers reviewing the PESD3V3S2UT-Q datasheet, PESD3V3S2UT-Q pinout, PESD3V3S2UT-Q application, or PESD3V3S2UT-Q equivalent, key selection criteria include low clamping voltage under surge, ultra-low leakage (<700 nA), automotive qualification per AEC-Q101, and dual-line unidirectional topology with common-anode configuration.
Technical Context
This device implements a dual-cathode, single-common-anode structure enabling independent protection of two unidirectional signal paths referenced to ground. Its 3.3 V VRWM aligns with 3.3 V logic systems, while clamping at 20 V (IPP = 18 A) ensures safe voltage limiting during transients without disrupting normal operation.
The 207–300 pF capacitance (measured pin 1/2 to pin 3) supports high-speed interfaces up to ~300 Mbps, and its AEC-Q101 qualification confirms robustness across –65 °C to +150 °C junction temperature range - critical for automotive infotainment and ADAS sensor interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 3.3 V - Ensures no conduction during normal 3.3 V logic operation; defines maximum continuous working voltage. |
| VCL @ 18 A | 20 V - Limits transient voltage to safe levels for downstream 3.3 V ICs during IEC 61000-4-5 surges. |
| Cd @ 1 MHz | 207–300 pF - Measured cathode-to-anode; enables use on USB 2.0 (480 Mbps) and audio/data lines without signal integrity loss. |
| ESD Rating | ±30 kV contact (IEC 61000-4-2 Level 4) - Provides immunity to human-body ESD events in handheld and automotive environments. |
| PPPM | 330 W @ 8/20 µs - Sustains high-energy surge pulses without failure, supporting industrial-grade interface robustness. |
| IRM | <700 nA @ 3.3 V - Minimizes standby current draw and avoids signal loading on low-power sensor or MCU I/O lines. |
Pinout & Package
SOT23 plastic surface-mount package (2.9 mm × 1.3 mm × 1.0 mm body, 1.9 mm lead pitch); thermally optimized for PCB reflow and wave soldering per JEDEC TO-236AB outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (cathode of diode 1) | Connects to first protected line; conducts transient current to common anode (pin 3) during positive overvoltage events. |
| 2 | K2 (cathode of diode 2) | Connects to second protected line; operates independently from K1 but shares return path via pin 3. |
| 3 | A (common anode) | Single ground reference point for both diodes; must be routed with low-inductance path to system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Unidirectional dual-line protection | Enables discrete, polarity-aware protection of two separate 3.3 V signals (e.g., D+ and D−) without cross-talk or shared clamping thresholds. |
| AEC-Q101 qualified | Validated for automotive applications including infotainment head units and body control modules operating from –40 °C to +125 °C ambient. |
| Low clamping voltage (20 V @ 18 A) | Prevents latch-up or damage in downstream 3.3 V transceivers during 8/20 µs surges, exceeding IEC 61000-4-5 requirements. |
| Ultra-low leakage (<700 nA) | Maintains signal integrity on high-impedance analog or low-power digital lines without DC offset or bias current errors. |
Applications
| USB 2.0 Interface Protection | HDMI Signal Line Protection |
|---|---|
|
Use Scenario: Protecting D+ and D− differential pair in embedded USB host/device ports against ESD during cable insertion or handling. IC Role / Device Role: Unidirectional clamping diode pair with common anode tied to chassis ground, placed within 3 mm of USB connector. Use Value: Prevents ESD-induced failure of USB PHY ICs by clamping transients to ≤20 V while adding only 250 pF total capacitance per line. |
Use Scenario: Safeguarding TMDS clock and data channels in automotive display modules exposed to ESD in humid cabin environments. IC Role / Device Role: Dual-line ESD suppressor mounted at HDMI receptacle, with pin 3 connected to isolated digital ground plane. Use Value: Enables compliance with ISO 10605 (330 pF/330 Ω) automotive ESD testing while preserving signal rise time due to sub-300 pF capacitance. |
| Automotive Infotainment Serial Links | Industrial Parallel Port Interfaces |
|
Use Scenario: Protecting UART or I²C lines between MCU and touch controller in center-stack displays subject to repeated user contact discharge. IC Role / Device Role: Two independent unidirectional protection paths sharing one ground return, minimizing PCB footprint vs. discrete diodes. Use Value: Delivers ±30 kV contact ESD immunity (IEC 61000-4-2) without degrading 400 kHz I²C timing or causing false ACK/NACK due to leakage. |
Use Scenario: Shielding legacy parallel printer port pins (STROBE, ACK, BUSY) in factory automation controllers from ESD during cable hot-plug. IC Role / Device Role: Single-component solution for protecting up to two bidirectional control lines using unidirectional clamping to ground. Use Value: Reduces BOM count by replacing two discrete SOT23 diodes; maintains <1 µA total leakage to avoid logic-level ambiguity on open-collector lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional dual-line ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4201MR6T1G | Higher VRWM (5.0 V), higher clamping (24 V @ 12 A), higher capacitance (350 pF), same SOT23-3L package. | Better suited for 5 V systems; less optimal for 3.3 V high-speed lines due to higher capacitance and clamping. | Select when protecting 5 V UART or CAN FD lines where tighter voltage margin is acceptable. |
| Vishay VEML6030X01 | Not applicable - optical ambient light sensor; invalid alternative. Replaced with correct part: Diodes Inc. D3V3Z1B2LP-7. | D3V3Z1B2LP-7 offers identical 3.3 V VRWM and 20 V clamping but uses SOD-323 package (smaller size, lower thermal mass). | Choose for space-constrained designs where SOT23 footprint is unavailable; verify thermal derating for 330 W pulse handling. |
Compared with NUP4201MR6T1G and D3V3Z1B2LP-7, PESD3V3S2UT-Q delivers superior high-speed performance (lower Cd), tighter clamping for 3.3 V rails, and proven AEC-Q101 reliability - making it the preferred choice for automotive USB and infotainment serial links.
Availability
PESD3V3S2UT-Q is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial USB peripherals, and HDMI display interfaces requiring stable component supply and long-term lifecycle support.
Supply support for PESD3V3S2UT-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions - spun off from Philips and headquartered in Nijmegen, Netherlands.
This device belongs to Nexperia's Automotive-qualified ESD Protection portfolio, engineered specifically for robust transient suppression in safety-critical vehicle subsystems and industrial edge devices.
FAQ
What is the maximum recommended PCB trace length between PESD3V3S2UT-Q and the protected connector?
Per Nexperia application guidance, the trace from pin 1 or 2 to the protected line must be ≤3 mm, and the trace from pin 3 (anode) to the nearest low-inductance ground plane connection must be ≤2 mm. Longer traces increase inductance, raising clamped voltage during fast ESD events and reducing protection effectiveness.
Can PESD3V3S2UT-Q protect bidirectional data lines like RS-485 or CAN?
No - it is unidirectional only, with cathodes on pins 1 and 2 and a common anode on pin 3. It clamps positive transients to ground but does not conduct negative excursions. For bidirectional protection, a dual-diode array with back-to-back configuration (e.g., PESD5V0S2UT) is required.
Does the 30 kV ESD rating apply to both pins 1 and 2 simultaneously?
Yes - each cathode (pins 1 and 2) is independently rated for ±30 kV contact discharge per IEC 61000-4-2 when tested individually with pin 3 grounded. The device passes full qualification with ten pulses per pin, confirming robustness for multi-line interfaces.
How does junction temperature affect peak pulse power handling?
Peak pulse power derates linearly above 25 °C: at 125 °C junction temperature, PPPM drops to ~60% of the 330 W rated value (≈200 W), as shown in Figure 4 of the datasheet. Thermal design must ensure Tj stays below 150 °C during repetitive surge events.
PESD3V3S2UT-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 5.2V
- Voltage - Clamping (Max) @ Ipp:
- 20V
- Current - Peak Pulse (10/1000µs):
- 18A (8/20µs)
- Power - Peak Pulse:
- 330W
- Power Line Protection:
- No
- Applications:
- Telecom
- Capacitance @ Frequency:
- 207pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-236AB
PESD3V3S2UT-QR FAQ
1.How can I place an order for PESD3V3S2UT-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD3V3S2UT-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD3V3S2UT-QR reliable?
The price and inventory of PESD3V3S2UT-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD3V3S2UT-QR is usually 5 days.
3.What payment methods are accepted for PESD3V3S2UT-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD3V3S2UT-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD3V3S2UT-QR?
PESD3V3S2UT-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD3V3S2UT-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD3V3S2UT-QR?
For technical support, including PESD3V3S2UT-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD3V3S2UT-QR requirements.
6.How does Aetrix verify that PESD3V3S2UT-QR is sourced from the original manufacturer or authorized distributors?
All PESD3V3S2UT-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD3V3S2UT-QR meets industry standards.
7.What is the process for return or replacement of PESD3V3S2UT-QR?
All PESD3V3S2UT-QR units undergo pre-shipment inspection (PSI). If there is an issue with PESD3V3S2UT-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD3V3S2UT-QR part is unused and in its original packaging.
Return procedure for PESD3V3S2UT-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD3V3S2UT-QR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

