Nexperia USA Inc. PESD5V0H1BSNYL
- Part No.:
- PESD5V0H1BSNYL
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- 01005 (0402 Metric)
- Datasheet:
-
PESD5V0H1BSNYL.pdf
- Description:
- TVS DIODE 5VWM 4.9VC DSN0402B
- Quantity:
- Payment:

- Shipping:

Inventory:42,499
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5V0H1BSNYL from Nexperia is an ultra-low-capacitance bidirectional ESD protection diode in a DSN0402B-2 (SOD992B) 0.43 mm × 0.23 mm leadless package, rated for ±5 V reverse standoff voltage, 0.17 pF typical capacitance at 1 MHz, and ±15 kV IEC 61000-4-2 contact discharge protection - deployed on high-speed differential interfaces including USB 3.2 and HDMI 2.1 FRL.
For engineers reviewing the PESD5V0H1BSNYL datasheet, PESD5V0H1BSNYL pinout, PESD5V0H1BSNYL application, or PESD5V0H1BSNYL equivalent, key selection criteria include sub-0.2 pF capacitance, <5 V clamping at 7 A (8/20 µs), -0.45 dB insertion loss at 10 GHz, and compatibility with 10+ Gbit/s data rates in space-constrained portable and computing systems.
Technical Context
This device implements a snap-back clamping structure with negative dynamic resistance, enabling low-voltage clamping during ESD transients while maintaining minimal signal distortion on bidirectional lines. Its symmetrical cathode-to-cathode configuration supports AC-coupled and dual-polarity signal paths without polarity constraints.
Designed for placement directly at I/O connectors, it delivers effective protection against IEC 61000-4-2 ESD, IEC 61000-4-5 surge (7 A, 8/20 µs), and fast transient events - validated via TLP and VF-TLP characterization up to 70 A with dynamic resistance as low as 0.22 Ω.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | ±5 V - Ensures no conduction during normal operation of 3.3 V/5 V high-speed interfaces |
| Diode Capacitance | 0.17 pF (typ.) at 1 MHz - Preserves signal integrity on >10 Gbit/s links (e.g., USB 3.2 Gen 2, HDMI 2.1) |
| Clamping Voltage | 4.9 V (typ.) at 7 A, 8/20 µs - Limits stress on downstream PHYs and controllers during surge events |
| ESD Rating | ±15 kV contact discharge (IEC 61000-4-2) - Meets industrial and consumer end-equipment immunity requirements |
| Insertion Loss | -0.45 dB at 10 GHz - Minimizes amplitude degradation in RF and high-frequency digital signal paths |
| Return Loss | -18.4 dB at 10 GHz - Maintains impedance match and reduces reflections on controlled-impedance traces |
| -3 dB Bandwidth | >18 GHz - Supports full bandwidth of PCIe Gen 4, Thunderbolt 3/4, and DisplayPort 2.0 signals |
Pinout & Package
DSN0402B-2 (SOD992B) is a 2-terminal, leadless, ultra-small surface-mount package measuring 0.43 mm × 0.23 mm × 0.12 mm with 0.28 mm pitch and bottom-side polarity marking. The device has no anode; both terminals are cathodes configured for bidirectional clamping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (K1) | Cathode | One side of symmetrical snap-back clamping path; connects to protected signal line |
| 2 (K2) | Cathode | Second side of symmetrical clamping path; connects to system ground reference |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping architecture | Enables protection of AC-coupled, differential, or dual-polarity signal lines without polarity biasing |
| Snap-back dynamic resistance | 0.22 Ω (typ.) - Achieves rapid voltage collapse below 5 V during ESD, minimizing energy transfer to IC |
| Ultra-low parasitic inductance | Minimized ground path inductance ensures fast response (<1 ns rise time) and stable clamping under fast transients |
| Optimized RF performance | Validated eye diagrams show negligible degradation on USB 3.2 (10 Gbit/s) and HDMI 2.1 FRL (12 Gbps) channels |
Applications
| USB 3.2 Gen 2 Interface | HDMI 2.1 FRL Channel |
|---|---|
|
Use Scenario: Protecting SuperSpeed TX/RX differential pairs in ultrabooks and docking stations operating at 10 Gbit/s. IC Role / Device Role / Timing Role: Bidirectional ESD clamp placed immediately adjacent to USB-C connector to suppress contact discharge before reaching controller PHY. Use Value: Maintains >18 GHz bandwidth and preserves eye opening per Fig. 8–9, preventing bit errors caused by ESD-induced jitter or amplitude loss. |
Use Scenario: Safeguarding HDMI 2.1 Fixed Rate Link (FRL) lanes carrying 12 Gbps signals in AR/VR headsets and next-gen monitors. IC Role / Device Role / Timing Role: Low-capacitance shunt protector on each FRL differential pair, mounted at PCB edge near HDMI receptacle. Use Value: Enables compliance with HDMI 2.1 electrical specs (Fig. 10–11) while delivering ±15 kV ESD immunity without degrading signal rise/fall times. |
| Thunderbolt 3/4 Port | Mobile Display Interface (MIPI D-PHY) |
|
Use Scenario: Securing dual-function Thunderbolt/USB-C ports handling PCIe Gen 3 x4 and DisplayPort Alt Mode in compact laptops. IC Role / Device Role / Timing Role: Signal-line protector on DP++ and PCIe lanes, leveraging symmetric clamping to avoid DC bias conflicts across mixed protocols. Use Value: Sub-0.2 pF capacitance prevents channel loss beyond -0.5 dB at 8 GHz, preserving PCIe Gen 3 equalization margin and DP 1.4a link training success. |
Use Scenario: Protecting MIPI D-PHY high-speed data lanes (up to 4.5 Gbps) between smartphone AP and display/OIS modules. IC Role / Device Role / Timing Role: Per-lane ESD clamp on differential HS pairs, placed within 2 mm of flex connector to minimize stub inductance. Use Value: Clamps transients below 4.5 V (at 4 A TLP), preventing PHY latch-up while adding <0.02 UI jitter - verified in mobile platform validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | 0.8 pF capacitance (typ.), higher clamping (~7.5 V at 4 A), SOT-5X3 package (1.0 mm × 1.0 mm) | Targeted at lower-speed interfaces (USB 2.0, I²C); unsuitable for >5 Gbit/s due to capacitance and bandwidth limits | Select only when board space allows larger footprint and signal bandwidth ≤ 2.5 GHz |
| ESD5V3U2U-2/TR | 0.35 pF capacitance (typ.), 5.5 V clamping at 5 A, X1-DFN1006-2 package (1.0 mm × 0.6 mm) | Validated for USB 3.0 (5 Gbit/s); lacks published 10+ GHz RF data or HDMI 2.1 eye validation | Acceptable for cost-sensitive mid-speed designs but not for 10+ Gbit/s signal integrity-critical applications |
Compared with TPD2E001DRYR and ESD5V3U2U-2/TR, PESD5V0H1BSNYL delivers 4× lower capacitance and 3× better high-frequency insertion/return loss - making it the only option qualified for HDMI 2.1 FRL and Thunderbolt 4 full-bandwidth protection in 0402-class footprints.
Availability
PESD5V0H1BSNYL is available at Aetrix Electronics and suitable for high-speed interface protection, portable electronics ESD hardening, and computing peripheral design requiring stable component supply and guaranteed long-term manufacturability.
Supply support for PESD5V0H1BSNYL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and analog solutions for automotive and consumer markets.
This device belongs to Nexperia's TrEOS family of ultra-low-capacitance ESD protectors, engineered specifically for preserving signal fidelity on multi-gigabit serial interfaces while meeting stringent IEC 61000-4-2/4-5 immunity requirements.
FAQ
What is the maximum recommended trace length between PESD5V0H1BSNYL and the protected connector?
Per Nexperia application guidance (Section 10), the device must be placed within 2 mm of the I/O connector with minimized loop area. Longer traces increase inductance, degrading clamping speed and allowing voltage overshoot above VCL; layout validation using TDR (Fig. 7) confirms optimal performance only with sub-1.5 mm pad-to-pad routing.
Can PESD5V0H1BSNYL be used on DC-biased signal lines such as PCIe or SATA?
Yes - its bidirectional snap-back structure operates independently of DC bias polarity. It is qualified for use on PCIe Gen 3/4 and SATA III lines, provided the DC common-mode voltage remains within ±5 V standoff rating and no sustained overvoltage exceeds breakdown (VBR ≥ 9 V) to avoid snap-back latch-up.
Does PESD5V0H1BSNYL require external biasing or series impedance for proper operation?
No - it is a passive, two-terminal device requiring no external components. Its symmetrical cathode-cathode topology enables direct shunt connection between signal and ground. Series resistors or ferrites are unnecessary and would degrade high-frequency performance.
How does PESD5V0H1BSNYL perform under repeated ESD stress?
Tested per IEC 61000-4-2 with ten consecutive ±15 kV contact discharges (Section 8), the device shows no parameter shift beyond specification limits. Its robust silicon process and low dynamic resistance ensure stable clamping voltage and capacitance retention after repeated stress events.
PESD5V0H1BSNYL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- 01005 (0402 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 9V (Typ)
- Voltage - Clamping (Max) @ Ipp:
- 4.9V (Typ)
- Current - Peak Pulse (10/1000µs):
- 7A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Telecom
- Capacitance @ Frequency:
- 0.17pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DSN0402B
PESD5V0H1BSNYL FAQ
1.How can I place an order for PESD5V0H1BSNYL through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5V0H1BSNYL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5V0H1BSNYL reliable?
The price and inventory of PESD5V0H1BSNYL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5V0H1BSNYL is usually 5 days.
3.What payment methods are accepted for PESD5V0H1BSNYL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5V0H1BSNYL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5V0H1BSNYL?
PESD5V0H1BSNYL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5V0H1BSNYL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5V0H1BSNYL?
For technical support, including PESD5V0H1BSNYL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5V0H1BSNYL requirements.
6.How does Aetrix verify that PESD5V0H1BSNYL is sourced from the original manufacturer or authorized distributors?
All PESD5V0H1BSNYL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5V0H1BSNYL meets industry standards.
7.What is the process for return or replacement of PESD5V0H1BSNYL?
All PESD5V0H1BSNYL units undergo pre-shipment inspection (PSI). If there is an issue with PESD5V0H1BSNYL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5V0H1BSNYL part is unused and in its original packaging.
Return procedure for PESD5V0H1BSNYL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5V0H1BSNYL Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

