Nexperia USA Inc. PESD5V0V4UW,115
- Part No.:
- PESD5V0V4UW,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SOT-665
- Datasheet:
-
PESD5V0V4UW,115.pdf
- Description:
- TVS DIODE 5VWM 13VC SOT665
- Quantity:
- Payment:

- Shipping:

Inventory:2,012
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5V0V4UW from Nexperia is a unidirectional quadruple ESD protection diode array in SOT665 package, designed to protect four signal lines against electrostatic discharge up to ±12 kV (IEC 61000-4-2 contact), with 5.0 V reverse standoff voltage, 12–15 pF capacitance at 0 V, and 11 V clamping voltage at 1 A surge current - deployed in SIM card interfaces, USB data lines, and high-speed audio I/O paths.
For engineers reviewing the PESD5V0V4UW datasheet, PESD5V0V4UW pinout, PESD5V0V4UW application, or PESD5V0V4UW equivalent, key selection criteria include low-capacitance signal integrity preservation (<15 pF), ultra-low leakage (<25 nA), robust 1.5 A surge rating (IEC 61000-4-5), and compact SOT665 footprint for space-constrained portable electronics layouts.
Technical Context
This device implements four independent unidirectional ESD protection diodes sharing a common anode terminal (Pin 2), enabling efficient single-point grounding while maintaining isolation between protected lines. Its architecture supports bidirectional transient suppression on each line via forward conduction during negative transients and avalanche clamping during positive surges.
Designed for high-frequency signal paths, it delivers stable capacitance (6–9 pF at VR = 5 V) and low differential resistance (≤100 Ω), ensuring minimal signal distortion in applications such as HDMI, USB 2.0, and MIPI D-PHY interfaces where insertion loss and return loss margins are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 5.0 V - Ensures no conduction during normal 5 V logic operation, preserving signal integrity without loading. |
| Diode Capacitance | 12–15 pF @ 1 MHz, 0 V - Enables use on >100 Mbps data lines (e.g., USB Full Speed) without measurable rise-time degradation. |
| Clamping Voltage | 11 V @ 1 A - Limits transient voltage to safe levels for 3.3 V/5 V interface ICs with 12 V absolute maximum ratings. |
| ESD Rating | ±12 kV IEC 61000-4-2 contact - Meets industrial and consumer end-equipment immunity requirements without external shielding. |
| Peak Pulse Current | 1.5 A @ 8/20 µs - Handles surge events per IEC 61000-4-5 Level 2 (1 kV line-to-ground) in portable power rail protection. |
| Leakage Current | 25 nA @ 5.0 V - Prevents battery drain in always-on SIM card or sensor interface circuits operating for years on coin cells. |
| Package | SOT665 - Ultra-small flat-lead 5-pin package (1.7 × 1.5 × 0.5 mm) optimized for automated placement and thermal relief in dense PCB layouts. |
Pinout & Package
SOT665 is a 5-terminal ultra-small flat-lead surface-mount plastic package measuring 1.7 mm × 1.5 mm × 0.5 mm, with gull-wing leads for reliable reflow soldering and mechanical stability in handheld devices subject to drop shock.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Diode 1) | Protected signal line 1 input; connects to I/O trace before connector or IC pin. |
| 2 | Common Anode | Shared ground reference point; must be routed directly to low-inductance system ground plane. |
| 3 | Cathode (Diode 2) | Protected signal line 2 input; electrically isolated from Pin 1 but shares clamping path via Pin 2. |
| 4 | Cathode (Diode 3) | Protected signal line 3 input; enables three-line protection with single-device footprint efficiency. |
| 5 | Cathode (Diode 4) | Protected signal line 4 input; completes quad-channel protection without requiring discrete diodes or larger arrays. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 12–15 pF at 0 V enables <100 ps signal delay impact on 50 Ω transmission lines up to 200 MHz. |
| Low clamping voltage | 11 V at 1 A ensures protected ICs (e.g., USB transceivers) remain within safe operating area during ESD events. |
| High ESD immunity | ±12 kV contact discharge meets IEC 61000-4-2 Level 4, eliminating need for secondary board-level shielding. |
| Minimal leakage | 25 nA max at 5 V prevents >0.1 µA parasitic current in always-on SIM detection circuits over 10-year lifetime. |
| Compact SOT665 footprint | 1.7 × 1.5 mm body allows placement adjacent to micro-B USB connectors or SIM card slots without layout compromise. |
Applications
| Smartphone SIM Card Interface | USB 2.0 Data Lines (D+/D−) |
|---|---|
|
Use Scenario: Protecting SIM VCC, I/O, CLK, and RST lines from user-handling ESD during hot-swap insertion in mobile handsets. IC Role / Device Role / Timing Role: Unidirectional clamping diode array providing low-capacitance path to ground for transient energy, preserving 1–5 MHz clock and data timing margins. Use Value: Eliminates SIM card initialization failures caused by ±8 kV contact discharge, reducing field returns by >95% in certified handset designs. |
Use Scenario: Safeguarding USB 2.0 differential pair against ESD during cable mating/unmating in portable peripherals. IC Role / Device Role / Timing Role: Quad-channel ESD suppressor placed immediately after USB connector, maintaining <0.1 dB insertion loss at 480 MHz. Use Value: Prevents USB PHY latch-up or damage while sustaining full-speed 480 Mbps signaling integrity without equalization overhead. |
| Portable Audio Codec I/O | MIPI D-PHY Camera Interface |
|
Use Scenario: Shielding analog audio inputs/outputs (MIC_IN, HP_OUT) and digital control lines (I²C) in Bluetooth headsets and wearables. IC Role / Device Role / Timing Role: Low-leakage (25 nA) quad diode array preventing DC offset shift in bias-sensitive electret microphone amplifiers. Use Value: Maintains SNR >95 dB and THD <0.01% across temperature range while passing IEC 61000-4-2 pre-compliance testing. |
Use Scenario: Protecting high-speed MIPI D-PHY lanes (CLKP/N, DATAP/N) between image sensor and application processor in smartphone camera modules. IC Role / Device Role / Timing Role: Four-channel ESD clamp with 6–9 pF capacitance at 5 V bias, minimizing eye diagram closure in 1.5 Gbps differential signaling. Use Value: Enables >99.9% frame capture reliability under repeated 12 kV ESD stress, avoiding sensor reset or data corruption events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional quadruple ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PESD5V0V4UG | SC-88A (SOT353) package; same electrical specs but 0.65 mm lead pitch vs. SOT665's 0.5 mm; 15 pF typ capacitance. | Better suited for legacy PCBs with wider pad spacing; less optimal for ultra-dense mobile layouts. | Select when reflow process lacks fine-pitch capability or when existing SC-88A footprint reuse is required. |
| TPD4E001DPYR | Texas Instruments part in X2SON-5 package; 5.5 V standoff, 10 pF typ, 12 V clamping at 1 A; higher 30 nA leakage. | Offers lower capacitance but higher clamping voltage; not qualified to IEC 61000-4-2 Level 4 (only 8 kV). | Choose only if sub-10 pF is mandatory and ESD immunity beyond 8 kV is not required by end-equipment standard. |
Compared with PESD5V0V4UG, PESD5V0V4UW provides superior board-area efficiency and thermal performance in thin-profile devices; versus TPD4E001DPYR, it delivers verified 12 kV ESD robustness essential for CE/FCC-certified consumer products.
Availability
PESD5V0V4UW is available at Aetrix Electronics and suitable for SIM card interfaces, USB 2.0 data protection, and MIPI D-PHY camera links requiring stable component supply across high-mix consumer electronics production.
Supply support for PESD5V0V4UW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
PESD5V0V4UW belongs to Nexperia's PESDxV4U series of ultra-low-capacitance ESD arrays, engineered specifically for signal integrity-critical interfaces in smartphones, wearables, and portable computing.
FAQ
What is the maximum operating temperature for PESD5V0V4UW?
The junction temperature limit is 150 °C, and ambient operating range spans −65 °C to +150 °C. Derating begins above 85 °C ambient, with peak pulse power dropping to ~70% of rated 16 W at 125 °C junction temperature per Figure 4 in the datasheet.
Can PESD5V0V4UW protect bidirectional signal lines?
No - it is a unidirectional device with a common anode configuration. For bidirectional protection (e.g., USB D+ and D−), two PESD5V0V4UW units are required per differential pair, or a dedicated bidirectional array like PESD5V0X1BC must be used instead.
Is the SOT665 package compatible with standard reflow profiles?
Yes - Nexperia specifies reflow soldering only, with peak temperature ≤260 °C for ≤30 seconds. The SOT665 footprint (Figure 16) requires 0.40 mm wide solder lands and 0.70 mm pad length; IPC-7351B compliant land patterns ensure >99.5% first-pass yield in J-STD-020-compliant processes.
How does PESD5V0V4UW compare to PESD5V0V4UF in terms of layout impact?
PESD5V0V4UF uses SOT886 (6-pin XSON), requiring more PCB area (1.0 × 1.45 mm) and separate anode connections (Pins 2 and 5), whereas PESD5V0V4UW's SOT665 (5-pin) consolidates anodes into one terminal (Pin 2), simplifying ground routing and reducing loop inductance by ~40% in high-frequency layouts.
PESD5V0V4UW,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SOT-665
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6.4V
- Voltage - Clamping (Max) @ Ipp:
- 13V
- Current - Peak Pulse (10/1000µs):
- 1.5A (8/20µs)
- Power - Peak Pulse:
- 16W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 12pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-665
PESD5V0V4UW,115 FAQ
1.How can I place an order for PESD5V0V4UW,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5V0V4UW,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5V0V4UW,115 reliable?
The price and inventory of PESD5V0V4UW,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5V0V4UW,115 is usually 5 days.
3.What payment methods are accepted for PESD5V0V4UW,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5V0V4UW,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5V0V4UW,115?
PESD5V0V4UW,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5V0V4UW,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5V0V4UW,115?
For technical support, including PESD5V0V4UW,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5V0V4UW,115 requirements.
6.How does Aetrix verify that PESD5V0V4UW,115 is sourced from the original manufacturer or authorized distributors?
All PESD5V0V4UW,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5V0V4UW,115 meets industry standards.
7.What is the process for return or replacement of PESD5V0V4UW,115?
All PESD5V0V4UW,115 units undergo pre-shipment inspection (PSI). If there is an issue with PESD5V0V4UW,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5V0V4UW,115 part is unused and in its original packaging.
Return procedure for PESD5V0V4UW,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5V0V4UW,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

