My Inquiry
My Account
Nexperia USA Inc. PESD5V0X1BT-QR
- Part No.:
- PESD5V0X1BT-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
PESD5V0X1BT-QR.pdf
- Description:
- PESD5V0X1BT-Q/SOT23/TO-236AB
- Quantity:
- Payment:
- Shipping:
Inventory:9,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5V0X1BT-QR from Nexperia is a bidirectional ESD protection diode in SOT23 package, designed to protect one high-speed signal line against ±9 kV IEC 61000-4-2 contact discharge. It delivers ultra-low 0.9 pF capacitance at 0 V, 1 nA reverse leakage at 5 V, and 5 V reverse standoff voltage-enabling use in USB 2.0, RF antenna, and Ethernet 1000BASE-T interfaces.
For engineers reviewing the PESD5V0X1BT-QR datasheet, PESD5V0X1BT-QR pinout, PESD5V0X1BT-QR application, or PESD5V0X1BT-QR equivalent, this page provides verified technical context, validated pin functions, automotive-qualified ESD performance data, and real-world layout guidance for high-frequency signal integrity preservation.
Technical Context
This dual-cathode, common-anode ESD diode supports two distinct configurations: bidirectional protection across pins 1–2 (0.9–1.3 pF), or unidirectional protection of two independent lines via pin 1–3 and pin 2–3 (1.7–2.6 pF). Its AEC-Q101 qualification confirms suitability for automotive infotainment and telematics signal paths.
The device clamps transients with <100 Ω differential resistance at 1 mA and maintains stable VRWM ≤5 V while sustaining breakdown at 5.8–9.5 V (VBR). Its thermal limits (Tj ≤150 °C, Tamb = −55 to +150 °C) support operation in under-hood and industrial edge environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 5 V maximum - ensures no conduction during normal 3.3 V/5 V signal operation |
| Diode Capacitance (bidir) | 0.9 pF typical at 0 V - preserves signal integrity up to 1 GHz in USB 2.0 and RF lines |
| ESD Rating | ±9 kV IEC 61000-4-2 contact - meets Level 4 immunity for automotive and industrial ports |
| Reverse Leakage Current | 1 nA typical at 5 V - minimizes DC loading on sensitive analog/RF receivers |
| Breakdown Voltage | 5.8–9.5 V at 5 mA - defines safe clamping threshold above logic rails but below IC damage thresholds |
| Differential Resistance | ≤100 Ω at 1 mA - enables fast, low-voltage clamping to limit transient overshoot |
| Package | SOT23 (2.9 × 1.3 × 1.0 mm) - enables compact placement adjacent to USB/RF connectors |
Pinout & Package
SOT23 plastic surface-mounted package: 3-terminal, 1.9 mm pitch, 2.9 mm × 1.3 mm × 1.0 mm body; JEDEC TO-236AB compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (cathode of diode 1) | Connects to first protected signal line; forms bidirectional path with Pin 2 or unidirectional path with Pin 3 |
| 2 | K2 (cathode of diode 2) | Connects to second protected signal line in unidirectional mode; completes bidirectional pair with Pin 1 |
| 3 | CA (common anode) | Ground reference node; must be tied directly to low-inductance system ground for effective clamping |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional single-line protection | Enables ESD hardening of full-duplex interfaces (e.g., USB D+/D−) without polarity constraints |
| Unidirectional dual-line protection | Allows simultaneous safeguarding of two independent positive-rail signals (e.g., SIM CLK/DATA) using one device |
| AEC-Q101 qualified | Validated for automotive applications including infotainment head units and ADAS sensor interfaces |
| 0.9 pF capacitance at 0 V | Reduces insertion loss and phase distortion in 480 Mbps USB 2.0 and 2.4 GHz WiFi antenna paths |
| 1 nA leakage at VRWM | Prevents signal degradation in high-impedance RF front-end and audio codec inputs |
Applications
| USB 2.0 Interface Protection | RF Antenna Line Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of a USB 2.0 port against user-handling ESD events in portable docking stations. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed within 3 mm of the USB connector. Use Value: 0.9 pF capacitance avoids signal rise-time degradation, maintaining eye diagram compliance at 480 Mbps. |
Use Scenario: Shielding GPS/WiFi antenna feedlines from ESD coupling in handheld medical telemetry devices. IC Role / Device Role / Timing Role: Low-capacitance shunt clamp between antenna trace and chassis ground. Use Value: Sub-1 pF capacitance prevents detuning of 2.4 GHz matching networks and preserves return loss >10 dB. |
| Automotive Ethernet PHY Protection | SIM Card Interface Protection |
Use Scenario: Safeguarding 100BASE-T1 or 1000BASE-T1 PHY differential pairs in vehicle infotainment gateways. IC Role / Device Role / Timing Role: Common-anode dual-cathode clamp applied across each twisted pair. Use Value: ±9 kV ESD rating and 5 V VRWM ensure compatibility with automotive 100BASE-T1 common-mode voltage range. |
Use Scenario: Securing SIM clock, data, and reset lines in fleet-tracking modules exposed to hot-swap ESD. IC Role / Device Role / Timing Role: Unidirectional configuration (Pin 1–3 and Pin 2–3) protecting two independent 3.3 V signals. Use Value: 1 nA leakage prevents false SIM detection during low-power sleep modes; 2.6 pF max capacitance avoids timing skew on 10 MHz CLK. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESDBL5V0D1W | 0.65 pF capacitance (lower), 10 kV HBM rating, SOD-323 package (larger footprint) | Better for sub-1 GHz RF; less suitable for space-constrained USB layouts due to 1.7 mm × 1.25 mm body | Select when lowest possible capacitance is critical and PCB area permits larger package. |
| Vishay VC030205A | 1.2 pF capacitance (higher), 12 kV air discharge, SOT-23 package, no AEC-Q101 qualification | Higher ESD margin but unqualified for automotive; higher capacitance may affect 480 Mbps USB eye opening | Choose for industrial non-automotive systems where cost sensitivity outweighs automotive compliance needs. |
Compared with ESDBL5V0D1W and VC030205A, PESD5V0X1BT-QR uniquely balances 0.9 pF capacitance, AEC-Q101 qualification, and SOT23 footprint-making it optimal for automotive USB, Ethernet, and RF designs requiring both miniaturization and functional safety alignment.
Availability
PESD5V0X1BT-QR is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive Ethernet PHY hardening, and RF antenna line safeguarding requiring stable component supply across production lifecycles.
Supply support for PESD5V0X1BT-QR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
PESD5V0X1BT-QR belongs to Nexperia's Automotive-Grade ESD Protection Diode family, engineered specifically for high-speed data line robustness in automotive infotainment, ADAS, and telematics systems.
FAQ
What is the maximum recommended PCB trace length between PESD5V0X1BT-QR and the protected signal?
Per Nexperia application guidance, the trace from the protected line to Pin 1 or Pin 2 must be ≤3 mm, and the CA (Pin 3) ground connection must route directly to a low-inductance ground plane with minimal loop area. Longer traces increase inductance, degrading clamping response and allowing voltage overshoot beyond IC tolerance limits.
Can PESD5V0X1BT-QR protect both differential and single-ended signals?
Yes: in bidirectional mode (Pins 1–2), it protects full-duplex differential lines like USB D+/D−; in unidirectional mode (Pins 1–3 and 2–3), it safeguards two independent single-ended signals such as SIM CLK and DATA. The common anode (Pin 3) must connect to clean system ground in both configurations.
Does PESD5V0X1BT-QR require external biasing or control signals?
No. PESD5V0X1BT-QR is a passive, zero-bias ESD protection diode. It operates solely through junction behavior-conducting only during overvoltage transients-and draws no quiescent current during normal operation. No enable pins, voltage references, or timing circuits are needed.
How does its 5 V VRWM interact with 3.3 V logic systems?
The 5 V reverse standoff voltage ensures no conduction occurs during nominal 3.3 V signal swings, providing ≥1.7 V margin below breakdown onset. This prevents leakage-induced signal corruption while guaranteeing clamping activates only during ESD events exceeding system rail tolerances-verified per IEC 61000-4-2 Level 4 testing.
PESD5V0X1BT-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.8V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Ethernet, Telecom, USB
- Capacitance @ Frequency:
- 2pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-236AB
PESD5V0X1BT-QR FAQ
1.How can I place an order for PESD5V0X1BT-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5V0X1BT-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5V0X1BT-QR reliable?
The price and inventory of PESD5V0X1BT-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5V0X1BT-QR is usually 5 days.
3.What payment methods are accepted for PESD5V0X1BT-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5V0X1BT-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5V0X1BT-QR?
PESD5V0X1BT-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5V0X1BT-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5V0X1BT-QR?
For technical support, including PESD5V0X1BT-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5V0X1BT-QR requirements.
6.How does Aetrix verify that PESD5V0X1BT-QR is sourced from the original manufacturer or authorized distributors?
All PESD5V0X1BT-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5V0X1BT-QR meets industry standards.
7.What is the process for return or replacement of PESD5V0X1BT-QR?
All PESD5V0X1BT-QR units undergo pre-shipment inspection (PSI). If there is an issue with PESD5V0X1BT-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5V0X1BT-QR part is unused and in its original packaging.
Return procedure for PESD5V0X1BT-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5V0X1BT-QR Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
