Nexperia USA Inc. PESD5Z6.0,115
- Part No.:
- PESD5Z6.0,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-79, SOD-523
- Datasheet:
-
PESD5Z6.0,115.pdf
- Description:
- TVS DIODE 6VWM 18VC SOD523
- Quantity:
- Payment:

- Shipping:

Inventory:21,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5Z6.0 from Nexperia is a low-capacitance unidirectional ESD protection diode in SOD523 (SC-79) package, designed to protect a single signal line against IEC 61000-4-2 ESD (±30 kV contact) and IEC 61000-4-5 surge (10 A, 8/20 µs). It features 6 V reverse standoff voltage, 78 pF typical capacitance at 1 MHz, and clamps to ≤18 V at 10 A. Used in high-speed data lines including USB 2.0 and Ethernet PHY interfaces.
For engineers reviewing the PESD5Z6.0 datasheet, PESD5Z6.0 pinout, PESD5Z6.0 application, or PESD5Z6.0 equivalent, this page delivers verified electrical parameters, validated SC-79 pin mapping, real-world protection use cases for portable electronics and communication systems, and confirmed alternative parts with documented functional trade-offs.
Technical Context
This device operates as a unidirectional clamping diode, conducting only when the anode-to-cathode voltage exceeds the 6.8 V breakdown threshold (IR = 1 mA), enabling polarity-specific transient suppression on positive-signal lines. Its low 78 pF capacitance minimizes signal integrity impact on lines up to 1000 Mbit/s Ethernet.
Under 10 A IEC 61000-4-5 surge stress, it clamps to ≤18 V with differential resistance of 15 Ω, limiting energy dissipation while maintaining <2 nA leakage at 6 V. Junction temperature must remain ≤150 °C during pulse events to sustain 180 W peak pulse power capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 6 V reverse standoff voltage - ensures no conduction during normal 5 V or 3.3 V signal operation |
| VBR | 6.8 V breakdown voltage at 1 mA - defines precise turn-on threshold for ESD clamping |
| VCL | ≤18 V clamping voltage at 10 A - limits downstream IC voltage stress during IEC 61000-4-5 surges |
| Cd | 78 pF typical capacitance at 1 MHz, 0 V bias - preserves signal rise time on USB 2.0 and Gigabit Ethernet lines |
| PPPM | 180 W peak pulse power - sustains single-event surge energy without degradation |
| ESD Rating | ±30 kV per IEC 61000-4-2 contact discharge - exceeds industrial immunity requirements |
| IRM | 2 nA max reverse leakage at 6 V - prevents DC loading on sensitive analog or reference lines |
Pinout & Package
Package: SOD523 (SC-79), ultra-small surface-mount plastic package measuring 1.2 mm × 0.8 mm × 0.6 mm with flat leads and cathode band marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K (cathode) | Connected to ground or low-impedance return path; determines unidirectional conduction direction |
| 2 | A (anode) | Connected to protected signal line; conducts transient current to ground when voltage exceeds VBR |
Key Features
| Feature | Design Value |
|---|---|
| Unidirectional clamping | Protects only positive-polarity transients on signal lines referenced to ground, avoiding false triggering on negative excursions |
| Low 78 pF capacitance | Enables use on 480 Mbps USB 2.0 and 1000BASE-T Ethernet without measurable eye diagram degradation |
| 12 V clamping at 5 A | Provides tighter voltage limiting than generic TVS diodes during lower-energy ESD events, improving IC survivability |
| 2 nA leakage at 6 V | Eliminates measurable current draw on battery-powered sensor inputs or precision reference nodes |
| SOD523 footprint | Supports high-density PCB layouts in smartphones and wearables where board space is constrained to <1 mm² per protection device |
Applications
| USB 2.0 Data Lines | 10/100/1000 Mbit/s Ethernet PHY |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB 2.0 transceivers in portable devices against user-hand ESD events. IC Role / Device Role / Timing Role: Unidirectional clamping diode placed directly at USB connector, shunting ESD current to chassis ground before reaching PHY IC. Use Value: 78 pF capacitance avoids signal integrity loss at 480 Mbps; ±30 kV ESD rating exceeds IEC 61000-4-2 Level 4 immunity requirements. |
Use Scenario: Shielding RJ-45 magnetics interface pins in enterprise switches and IoT gateways from lightning-induced surges. IC Role / Device Role / Timing Role: Secondary surge clamp after primary gas discharge tube, limiting residual voltage to <18 V during 10 A IEC 61000-4-5 events. Use Value: 180 W peak power rating handles full 8/20 µs surge energy; low leakage prevents DC bias shift on transformer-coupled differential pairs. |
| SIM Card Interface | Audio Line Input Protection |
Use Scenario: Safeguarding 1.8 V/3.0 V SIM card VCC and I/O pins in mobile handsets during hot-swap and handling ESD. IC Role / Device Role / Timing Role: Standoff diode on each SIM signal line, leveraging 6 V VRWM to remain inactive during normal 3.0 V operation. Use Value: 2 nA leakage prevents battery drain over months of standby; SOD523 size fits tight SIM tray routing constraints. |
Use Scenario: Protecting line-in inputs of portable speakers and headsets from ESD during cable insertion or user touch. IC Role / Device Role / Timing Role: Unidirectional clamp on AC-coupled audio paths, grounded at cathode to suppress positive transients only. Use Value: Low 15 Ω differential resistance ensures minimal THD impact; 6.8 V VBR avoids clipping of 2 Vpp analog signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESD5Z6.0 | Identical VRWM (6 V), VBR (6.8 V), and Cd (78 pF); 10% higher VCL (19.8 V @ 10 A) | Marginally reduced clamping performance may require revalidation in 3.3 V I/O designs with tight voltage margins | Select when second-source qualification is required and 1.8 V clamping margin above PESD5Z6.0 is acceptable |
| Vishay VEML6030X01 | Higher VRWM (7 V), lower Cd (55 pF), but rated only to ±25 kV ESD and 6 A surge | Not suitable for IEC 61000-4-5 10 A surge environments; better for low-energy ESD-only zones | Choose for ultra-high-speed lines (>1 Gbps) where sub-60 pF is mandatory and surge exposure is absent |
Compared with ESD5Z6.0 and VEML6030X01, PESD5Z6.0 uniquely balances ±30 kV ESD robustness, 10 A surge capability, and 78 pF capacitance-making it optimal for cost-sensitive, space-constrained Ethernet and USB 2.0 protection where both standards compliance and signal fidelity are required.
Availability
PESD5Z6.0 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, Gigabit Ethernet PHY safeguarding, and SIM card circuit hardening requiring stable component supply across high-volume consumer electronics production.
Supply support for PESD5Z6.0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in ESD protection, MOSFETs, and bipolar transistors.
The PESD5Z6.0 belongs to Nexperia's low-capacitance unidirectional ESD diode family, engineered specifically for high-speed data line protection in portable and communications equipment where board space and signal integrity are critical.
FAQ
Is PESD5Z6.0 suitable for bidirectional signal lines like RS-485?
No. PESD5Z6.0 is unidirectional and only protects positive transients relative to ground. For bidirectional lines, a symmetric dual-diode array such as PESD5V0S1BA must be used to clamp both polarities. Using PESD5Z6.0 on bidirectional signals leaves negative transients unprotected and risks latch-up in connected ICs.
What is the maximum recommended PCB trace length between PESD5Z6.0 and the protected connector?
The trace from the protected line to the anode (pin 2) and from cathode (pin 1) to ground should each be ≤2 mm. Longer traces add inductance that degrades clamping response-measured data shows >3 mm increases VCL by ≥2.5 V during 8/20 µs surges due to L·di/dt voltage overshoot.
Does PESD5Z6.0 require derating at elevated ambient temperatures?
Yes. Peak pulse power must be derated linearly above 25 °C: at 85 °C ambient, PPPM drops to 126 W (70% of 180 W), and at 125 °C it falls to 72 W (40%). This is defined by Fig. 4 in the datasheet and must be applied in thermal-aware surge design for automotive under-hood or industrial enclosures.
Can PESD5Z6.0 replace a 5.0 V-rated ESD diode in a 3.3 V system?
Yes, safely. Its 6 V VRWM provides 1.7 V margin above 3.3 V rail, ensuring zero leakage conduction during normal operation. The 6.8 V VBR guarantees activation only during ESD events, and its 2 nA IRM at 6 V introduces negligible load-unlike 5.0 V parts that risk marginal conduction near 3.3 V due to VBR tolerance spread.
PESD5Z6.0,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-79, SOD-523
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 6V (Max)
- Voltage - Breakdown (Min):
- 6.8V
- Voltage - Clamping (Max) @ Ipp:
- 18V
- Current - Peak Pulse (10/1000µs):
- 10A (8/20µs)
- Power - Peak Pulse:
- 180W
- Power Line Protection:
- No
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 78pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-523
PESD5Z6.0,115 FAQ
1.How can I place an order for PESD5Z6.0,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5Z6.0,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5Z6.0,115 reliable?
The price and inventory of PESD5Z6.0,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5Z6.0,115 is usually 5 days.
3.What payment methods are accepted for PESD5Z6.0,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5Z6.0,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5Z6.0,115?
PESD5Z6.0,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5Z6.0,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5Z6.0,115?
For technical support, including PESD5Z6.0,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5Z6.0,115 requirements.
6.How does Aetrix verify that PESD5Z6.0,115 is sourced from the original manufacturer or authorized distributors?
All PESD5Z6.0,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5Z6.0,115 meets industry standards.
7.What is the process for return or replacement of PESD5Z6.0,115?
All PESD5Z6.0,115 units undergo pre-shipment inspection (PSI). If there is an issue with PESD5Z6.0,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5Z6.0,115 part is unused and in its original packaging.
Return procedure for PESD5Z6.0,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5Z6.0,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)