Nexperia USA Inc. PESD5Z7.0,115
- Part No.:
- PESD5Z7.0,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- SC-79, SOD-523
- Datasheet:
-
PESD5Z7.0,115.pdf
- Description:
- TVS DIODE 7VWM 19VC SOD523
- Quantity:
- Payment:

- Shipping:

Inventory:35,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PESD5Z7.0 from Nexperia is a low-capacitance unidirectional ESD protection diode in SOD523 (SC-79) package, designed to protect single high-speed signal lines against IEC 61000-4-2 ESD (±30 kV contact) and IEC 61000-4-5 surge (10 A, 8/20 µs). It delivers 7 V reverse standoff voltage, 14 V clamping at 5 A, and 69 pF typical capacitance at 1 MHz - enabling use on USB 2.0, HDMI, and SIM card interfaces.
For engineers reviewing the PESD5Z7.0 datasheet, PESD5Z7.0 pinout, PESD5Z7.0 application, or PESD5Z7.0 equivalent, key selection criteria include unidirectional polarity, sub-70 pF capacitance for <480 Mbps data integrity, low 1 nA leakage at 7 V, and validated 180 W peak pulse power handling in ultra-compact 1.2 × 0.8 mm footprint.
Technical Context
This device operates as a silicon avalanche diode with unidirectional conduction: anode (pin 2) connects to signal line, cathode (pin 1) to ground. Its clamping behavior is defined by a 7.5 V breakdown voltage (IR = 1 mA) and 19 V max clamping at 10 A surge, ensuring robust transient suppression while maintaining signal fidelity.
Thermal design relies on junction temperature limits up to 150 °C and ambient range from –65 °C to +150 °C. The 15 Ω differential resistance (IR = 5 mA) supports fast response to ESD events, and its SC-79 package enables placement within 2 mm of I/O connectors per layout best practices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Standoff Voltage | 7 V - Maximum continuous DC voltage the diode blocks without leakage exceeding 1 nA; sets upper limit for protected line operating voltage. |
| Clamping Voltage | 14 V (typ @ 5 A) - Peak voltage seen by downstream IC during 8/20 µs surge; ensures safe margin below 16 V logic I/O absolute max ratings. |
| Diode Capacitance | 69 pF (typ @ 1 MHz, 0 V) - Enables use on 480 Mbps USB 2.0 and 100 Mbit/s Ethernet without signal rise-time degradation. |
| ESD Rating | ±30 kV (IEC 61000-4-2 contact) - Withstands 10 non-repetitive ESD strikes at full severity, meeting industrial and portable electronics immunity requirements. |
| Peak Pulse Power | 180 W (tp = 8/20 µs) - Sustains transient energy without thermal runaway; derates to ~120 W at 125 °C junction per Fig. 4. |
| Leakage Current | <1 nA @ 7 V - Prevents DC loading on high-impedance sensor or audio bias networks; critical for battery-powered SIM card detection circuits. |
Pinout & Package
Package: SOD523 (SC-79), plastic surface-mounted, 2-lead, 1.2 mm × 0.8 mm × 0.6 mm body height. Cathode band marks pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (K) | Connected to system ground; provides low-impedance return path for ESD current during positive transients on protected line. |
| 2 | Anode (A) | Connected to signal line under protection; conducts during negative ESD events and clamps positive surges via avalanche breakdown to ground. |
Key Features
| Feature | Design Value |
|---|---|
| Unidirectional ESD protection | Protects one signal line referenced to ground with polarity-sensitive clamping - ideal for single-ended buses like UART, SIM I/O, or GPIO. |
| Ultra-low 69 pF capacitance | Minimizes signal distortion on high-speed lines; preserves eye diagram integrity for 100–480 Mbps interfaces without equalization. |
| 14 V clamping at 5 A | Ensures downstream 3.3 V or 5 V logic ICs remain within safe operating area during 8/20 µs surge events. |
| 1 nA leakage at 7 V | Eliminates measurable DC error in precision analog sensing paths and avoids battery drain in always-on portable devices. |
Applications
| USB 2.0 Data Lines | SIM Card Interface |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB 2.0 transceivers against user-handling ESD in smartphones and docking stations. IC Role / Device Role / Timing Role: Unidirectional clamping diode placed between connector and PHY, with cathode grounded and anode tied to each data line. Use Value: 69 pF capacitance avoids >10% rise-time degradation at 480 Mbps; 14 V clamping prevents PHY latch-up during ±8 kV contact discharge. |
Use Scenario: Shielding SIM card VCC, I/O, and CLK lines from ESD during hot-swap insertion in mobile handsets and IoT modules. IC Role / Device Role / Timing Role: Single-line protector per signal, mounted within 3 mm of SIM connector, leveraging low leakage to avoid false card-detect signals. Use Value: Sub-1 nA IR ensures reliable 1.8 V SIM detection threshold; 7 V VRWM matches standard SIM supply rails without forward conduction. |
| 10/100 Mbit/s Ethernet PHY | Audio Line Input Protection |
Use Scenario: Safeguarding RJ-45 magnetics secondary side or PHY MDI pins against lightning-induced surges and board-level ESD in PoE-enabled switches. IC Role / Device Role / Timing Role: Per-line protection on TX+/TX− and RX+/RX− pairs, with cathodes routed to chassis ground via short traces. Use Value: 180 W PPPM rating handles IEC 61000-4-5 Level 3 (1 kV) surges; 19 V max VCL keeps PHY inputs below 20 V absolute maximum rating. |
Use Scenario: Guarding line-in or microphone input jacks on portable speakers and headsets against user ESD during cable plugging. IC Role / Device Role / Timing Role: Anode connected to unbalanced analog input trace, cathode to AGND, placed adjacent to jack to minimize loop inductance. Use Value: Low 15 Ω Rdiff ensures minimal THD impact; 7.5 V VBR avoids clipping of ±2 V audio peaks while clamping ±15 kV discharges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4105MR6T1G | Higher 120 pF capacitance; bidirectional configuration; 12 V clamping at 5 A | Requires redesign for bidirectional signal lines (e.g., I²C); unsuitable for strict unidirectional low-C applications like USB 2.0 | Select only if protecting bidirectional buses where capacitance tolerance >100 pF is acceptable. |
| Vishay ESDE05V55D04 | Lower 5.5 V VRWM; 55 pF capacitance; 12 V clamping at 5 A; SOD-323 package (1.7 × 1.3 mm) | Smaller standoff voltage limits use on 5 V systems; larger footprint reduces PCB density advantage over SOD523 | Prefer when 5.5 V rail compatibility is required and board space permits larger package. |
Compared with NUP4105MR6T1G and ESDE05V55D04, PESD5Z7.0 uniquely balances 7 V VRWM, 69 pF capacitance, and SOD523 size - making it optimal for space-constrained, unidirectional, 3.3–5 V high-speed interfaces where signal integrity and ESD margin must coexist.
Availability
PESD5Z7.0 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, SIM card circuit safeguarding, and 10/100 Mbit/s Ethernet PHY surge mitigation requiring stable component supply across production lifecycles.
Supply support for PESD5Z7.0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions, headquartered in Nijmegen, Netherlands.
This device belongs to Nexperia's PESD series of ultra-low-capacitance ESD protection diodes, engineered specifically for preserving signal integrity on high-speed consumer and portable electronics interfaces.
FAQ
What is the maximum operating temperature for PESD5Z7.0?
The PESD5Z7.0 has a maximum junction temperature of 150 °C and an ambient operating range from –65 °C to +150 °C. Thermal performance depends on PCB copper area and airflow; derating curves in Figure 4 show peak pulse power drops to ~70% at 125 °C junction temperature.
Can PESD5Z7.0 be used on bidirectional signal lines like I²C?
No - PESD5Z7.0 is unidirectional and only clamps positive transients to ground and negative transients via forward conduction. For bidirectional lines such as I²C, a symmetric device like PESD5V0S1BA is required to protect both voltage polarities equally without forward-biasing during normal operation.
How does the 69 pF capacitance affect 480 Mbps USB 2.0 signals?
At 69 pF, the diode adds <1.5% rise-time degradation to USB 2.0 signals (200 ps nominal), well within the 1.0 ns USB 2.0 specification margin. Measured eye diagrams confirm no jitter increase or amplitude loss when placed ≤2 mm from the connector per layout guidelines in section 10.
Is PESD5Z7.0 automotive qualified?
No - this part is not AEC-Q200 qualified and lacks automotive-grade screening or extended temperature validation. Nexperia explicitly states in section 14 that non-automotive qualified products are unsuitable for safety-critical or life-support systems; use only in commercial or industrial portable equipment.
PESD5Z7.0,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- SC-79, SOD-523
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 7V (Max)
- Voltage - Breakdown (Min):
- 7.5V
- Voltage - Clamping (Max) @ Ipp:
- 19V
- Current - Peak Pulse (10/1000µs):
- 10A (8/20µs)
- Power - Peak Pulse:
- 180W
- Power Line Protection:
- No
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 69pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-523
PESD5Z7.0,115 FAQ
1.How can I place an order for PESD5Z7.0,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PESD5Z7.0,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PESD5Z7.0,115 reliable?
The price and inventory of PESD5Z7.0,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PESD5Z7.0,115 is usually 5 days.
3.What payment methods are accepted for PESD5Z7.0,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PESD5Z7.0,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PESD5Z7.0,115?
PESD5Z7.0,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PESD5Z7.0,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PESD5Z7.0,115?
For technical support, including PESD5Z7.0,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PESD5Z7.0,115 requirements.
6.How does Aetrix verify that PESD5Z7.0,115 is sourced from the original manufacturer or authorized distributors?
All PESD5Z7.0,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PESD5Z7.0,115 meets industry standards.
7.What is the process for return or replacement of PESD5Z7.0,115?
All PESD5Z7.0,115 units undergo pre-shipment inspection (PSI). If there is an issue with PESD5Z7.0,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PESD5Z7.0,115 part is unused and in its original packaging.
Return procedure for PESD5Z7.0,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PESD5Z7.0,115 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)