My Inquiry
My Account
NXP Semiconductors PN5190B1EV/C121E
- Part No.:
- PN5190B1EV/C121E
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFBGA
- Datasheet:
-
PN5190B1EV/C121E.pdf
- Description:
- NFC FRONTEND SUPPORTING CHALLENG
- Quantity:
- Payment:
- Shipping:
Inventory:1,662
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN5190B1EV/C121E from NXP Semiconductors is a high-power NFC frontend IC supporting ISO/IEC 14443-A/B, FeliCa, ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, ISO/IEC 18092 (NFC-IP1), ISO/IEC 21481 (NFC-IP2), and peer-to-peer modes up to 424 kbit/s. It integrates dynamic power control (DPC), adaptive waveshape control (AWC), and autonomous EMD error handling - enabling robust NFC operation without real-time host intervention in Linux/Android systems. Delivered in VFBGA64 package with firmware v2.1 preloaded.
For engineers reviewing the PN5190B1EV/C121E datasheet, PN5190B1EV/C121E pinout, PN5190B1EV/C121E application, or PN5190B1EV/C121E equivalent, this page delivers verified RF protocol support, SPI interface timing (15 Mbit/s), ultra-low-power card detection (22 μA avg), integrated DC-DC capability (2.8–6.0 V output), and confirmed VFBGA64 pin mapping - all critical for secure payment terminal, physical access, and eGov reader design.
Technical Context
The PN5190B1EV/C121E implements a fully integrated 13.56 MHz NFC frontend with hardware-accelerated crypto for MIFARE Classic/Plus/Ultralight/DESFire cards and supports simultaneous multi-protocol detection (Type A/F/ISO15693/ISO18000-3). Its analog front-end includes dual TX outputs (TX1/TX2), differential RX inputs (RXP/RXN), and VMID symmetry point connection for antenna tuning.
It features a dedicated SPI host interface (MOSI/MISO/NSS/SCK) with 1024-byte independent TX/RX buffers and IRQ event signaling, plus integrated DC-DC with synchronized clocking to suppress noise coupling into receiver paths - enabling stable field generation even under battery voltage sag.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Protocols | Fully compliant with ISO/IEC 14443-A/B, FeliCa (212/424 kbit/s), ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, P2P (106–424 kbit/s), and card emulation (106–848 kbit/s) |
| Host Interface | SPI at up to 15 Mbit/s with dedicated IRQ line, 1024-byte TX/RX FIFOs, and TLV-based framing to reduce host CPU overhead |
| Power Supply | VDDIO: 2.4–3.6 V (3.3 V nominal); VBAT: 2.4–5.5 V; VDDPA: up to 6.0 V via integrated DC-DC or direct supply |
| Ultra-Low-Power Card Detection | 22 μA average current at 330 ms polling interval - enables multi-year battery life in portable readers |
| Transmitter Output Power | Up to 2.3 W RF output (with external matching), enabled by integrated TX_LDO and configurable DC-DC boost (2.8–6.0 V) |
| Operating Temperature | −40 °C to +105 °C ambient, validated on 4-layer JEDEC PCB with exposed pins - suitable for industrial and automotive-adjacent deployments |
| Firmware Version | Preloaded v2.1 (default for volume production), supporting encrypted firmware download and EEPROM-configurable DPC, LPCD, and CTS features |
Pinout & Package
VFBGA64 package: plastic very thin fine-pitch ball grid array, 64 balls, 4.5 mm × 4.5 mm × 0.80 mm body, MSL=3, delivered in single tray (suffix "E").
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| H5, H4 | RXP, RXN | Differential receiver inputs - require matched trace lengths and 50 Ω termination for optimal SNR in 13.56 MHz demodulation |
| H1, H3 | TX1, TX2 | Dual complementary antenna driver outputs - enable balanced 50 Ω or 75 Ω antenna matching with minimal common-mode radiation |
| H6 | VMID | Antenna symmetry point reference - connects to antenna ground via 100 nF blocking capacitor to stabilize common-mode voltage |
| E6, D5, D6, E5 | ATX_A, ATX_D, ATX_C, ATX_B | SPI target interface (MISO, MOSI, NSS, SCK) - supports 15 Mbit/s with hardware flow control and low-latency interrupt signaling via IRQ (B7) |
| G1, F1, A1, B1 | VDDPA, VUP_TX, BOOST_LX, VDDBOOST | Transmitter power chain: VDDPA accepts up to 6.0 V; VUP_TX feeds TX_LDO; BOOST_LX and VDDBOOST form DC-DC step-up loop (2.8–6.0 V) |
| A2, G3, D3, B2/E3, C3, F4, F3 | VSS_PA, VSS_PLL, VSS_REF, VSS_SUB, VSS_PMU, VSS_DIG, VSS_NFC | Functionally segregated ground domains - mandatory separation prevents RF noise coupling into PLL, analog, and digital sections |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Power Control (DPC) | Real-time regulation of VDDPA based on antenna load - reduces chip thermal dissipation while maintaining field strength compliance across varying card distances and orientations |
| Adaptive Waveshape Control (AWC) | Hardware-based modulation envelope shaping - eliminates need for host-level waveform correction and improves EMVCo L1 analog test pass rate |
| Fully Autonomous EMD Handling | On-chip error detection and recovery during electromagnetic disturbance - no host firmware intervention required during transient interference events |
| Ultra-Low-Power Card Detection (ULPCD) | 22 μA average current draw with 330 ms polling interval - enables always-on card presence sensing in battery-powered terminals without compromising runtime |
| Integrated DC-DC with Synchronized Clocking | Step-up converter (2.8–6.0 V) clocked synchronously with receiver sampling - avoids spectral noise injection into 13.56 MHz band, preserving receiver sensitivity |
Applications
| Payment Terminals | Physical Access Readers |
|---|---|
Use Scenario: Contactless EMVCo-certified payment terminals requiring field stability across diverse card types (MIFARE DESFire EV3, NTAG, FeliCa Suica) and environmental conditions. IC Role / Device Role / Timing Role: NFC frontend managing RF generation, modulation/demodulation, crypto acceleration for MIFARE, and autonomous error recovery during transaction handshakes. Use Value: Preloaded FW2.1 with updated Type-A 106 protocol registers ensures reliable card activation during fast movement - directly addressing EMVCo L1 analog test failures observed in prior versions. | Use Scenario: Secure door access panels operating on lithium-thionyl chloride batteries with 10+ year lifetime requirements. IC Role / Device Role / Timing Role: Low-power NFC initiator detecting credential presence and initiating secure authentication handshake only upon valid tag detection. Use Value: ULPCD mode draws just 22 μA average current - enabling multi-year operation without battery replacement while maintaining sub-100 ms wake-up latency. |
| eGovernment ID Readers | Industrial Asset Tagging Systems |
Use Scenario: Portable eID readers used in field verification of national ID cards (e.g., EU ePassport, German eID) with strict ISO/IEC 14443-B interoperability requirements. IC Role / Device Role / Timing Role: Dual-mode reader supporting both ISO14443-A (MIFARE) and ISO14443-B (eID) protocols with hardware crypto for mutual authentication. Use Value: Integrated support for Innovatron ISO/IEC 14443-B licensing eliminates external crypto co-processor - reducing BOM cost and board area by 35% versus discrete solutions. | Use Scenario: Ruggedized handheld scanners reading ISO/IEC 15693 ICODE tags on industrial machinery in high-noise factory environments. IC Role / Device Role / Timing Role: High-sensitivity NFC reader with programmable RX gain and adaptive thresholding to maintain link integrity amid EMI from motors and inverters. Use Value: Dedicated VSS_PLL and VSS_NFC ground domains isolate analog receive path - improving SNR by ≥8 dB versus non-segregated layouts, ensuring reliable read range >50 cm. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN7160B1HN/C121E | Lacks integrated DC-DC; max VDDPA = 3.6 V; no ULPCD mode; 12 μA standby current but no 22 μA ultra-low-power card detection | Targeted at cost-sensitive, mains-powered readers where RF output power ≤1.5 W suffices and battery life is not critical | Select when lower BOM cost and simpler power design outweigh need for 2.3 W output and multi-year battery operation |
| ST25DV04KC | EEPROM-based NFC tag IC (not frontend); no transmitter, no host SPI, no ISO14443-B/FeliCa/15693 support; limited to Type 4A/4B tag emulation | Used exclusively for passive NFC tag functionality - cannot serve as reader/writer or card emulator in host-controlled systems | Only viable if application requires embedded tag memory, not active NFC frontend capabilities |
Compared with PN7160B1HN/C121E, PN5190B1EV/C121E delivers 53% higher RF output (2.3 W vs. 1.5 W) and enables battery-powered designs via ULPCD (22 μA), while ST25DV04KC serves a fundamentally different role as a passive tag IC with no reader functionality - making it non-substitutable for frontend use cases.
Availability
PN5190B1EV/C121E is available at Aetrix Electronics and suitable for payment terminals, physical access systems, and eGov ID readers requiring stable component supply, long-term lifecycle assurance, and guaranteed firmware version consistency (v2.1 preloaded).
Supply support for PN5190B1EV/C121E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 20 years of NFC innovation and EMVCo certification leadership.
The PN5190 product line was designed specifically for high-reliability, high-power NFC reader applications demanding full protocol coverage (ISO14443-A/B/FeliCa/15693), autonomous operation in multitasking OS environments, and extended battery life - targeting payment, access control, and eGov infrastructure.
FAQ
What firmware version ships preloaded on PN5190B1EV/C121E?
PN5190B1EV/C121E ships with firmware version 2.1 preloaded - the default version for volume production devices. This firmware includes updated EEPROM settings for improved P2P target mode stability, supports encrypted firmware download, and enables all documented DPC, AWC, and ULPCD features. Firmware updates beyond v2.1 require secure download procedures and are not field-upgradable without proper key provisioning.
Does PN5190B1EV/C121E support ISO/IEC 14443-B cards like ePassports?
Yes, PN5190B1EV/C121E supports ISO/IEC 14443-B reader/writer mode up to 848 kbit/s and includes intellectual-property licensing rights for Innovatron ISO/IEC 14443-B - enabling full interoperability with EU ePassports, German eID, and other national ID cards requiring B-type protocol compliance. Hardware crypto acceleration is provided for mutual authentication sequences defined in TR-03110.
Can PN5190B1EV/C121E operate from a single 3.3 V supply?
Yes, PN5190B1EV/C121E supports single-supply operation: VDDIO (3.3 V), VBAT (3.3 V), and VDDPA can all be derived from one 3.3 V rail using the integrated DC-DC to boost VDDPA up to 6.0 V. This eliminates need for external high-voltage supplies while enabling maximum RF output power - simplifying power architecture in space-constrained payment terminals.
What is the minimum current consumption in ultra-low-power card detection mode?
In ultra-low-power card detection (ULPCD) mode, PN5190B1EV/C121E draws 22 μA average current at 330 ms polling interval with 50 Ω antenna matching - verified per datasheet Table 1. This enables multi-year battery life in portable readers. Note: ULPCD disables GPIO3 for any function other than aborting the detection sequence, and prohibits use of the integrated DC-DC.
Is the VFBGA64 package of PN5190B1EV/C121E lead-free and RoHS-compliant?
Yes, PN5190B1EV/C121E in VFBGA64 package (SOT1307-2) is lead-free and RoHS-compliant per NXP's product compliance documentation. The package uses matte tin surface finish, meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL=3), and is qualified for reflow soldering per IPC/JEDEC J-STD-020 standards - ensuring compatibility with standard SMT assembly lines.
PN5190B1EV/C121E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443, ISO 15693, ISO 18000-3, ISO 18092, ISO 21481, MIFARE, NFC
- Interface:
- SPI
- Voltage - Supply:
- 2.4V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VFBGA (4.5x4.5)
PN5190B1EV/C121E FAQ
1.How can I place an order for PN5190B1EV/C121E through Aetrix?
Please submit a Request for Quotation (RFQ) for PN5190B1EV/C121E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN5190B1EV/C121E reliable?
The price and inventory of PN5190B1EV/C121E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN5190B1EV/C121E is usually 5 days.
3.What payment methods are accepted for PN5190B1EV/C121E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN5190B1EV/C121E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN5190B1EV/C121E?
PN5190B1EV/C121E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN5190B1EV/C121E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN5190B1EV/C121E?
For technical support, including PN5190B1EV/C121E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN5190B1EV/C121E requirements.
6.How does Aetrix verify that PN5190B1EV/C121E is sourced from the original manufacturer or authorized distributors?
All PN5190B1EV/C121E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN5190B1EV/C121E meets industry standards.
7.What is the process for return or replacement of PN5190B1EV/C121E?
All PN5190B1EV/C121E units undergo pre-shipment inspection (PSI). If there is an issue with PN5190B1EV/C121E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN5190B1EV/C121E part is unused and in its original packaging.
Return procedure for PN5190B1EV/C121E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN5190B1EV/C121E Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
