NXP Semiconductors PN5190B2EV/C130Y
- Part No.:
- PN5190B2EV/C130Y
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFBGA
- Datasheet:
-
PN5190B2EV/C130Y.pdf
- Description:
- PN5190B2EV/C130Y
- Quantity:
- Payment:

- Shipping:

Inventory:1,506
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN5190B2EV/C130Y from NXP Semiconductors is a high-power NFC frontend IC for 13.56 MHz contactless communication, supporting ISO/IEC 14443-A/B, FeliCa, ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, and MIFARE card family R/W - with hardware-accelerated crypto, integrated DC-DC (up to 6.0 V), and ultra-low-power card detection (ULPCD) consuming just 22 µA - deployed in secure payment terminals and access control readers.
For engineers reviewing the PN5190B2EV/C130Y datasheet, PN5190B2EV/C130Y pinout, PN5190B2EV/C130Y application, or PN5190B2EV/C130Y equivalent, this page delivers verified RF operating modes, SPI interface timing (15 Mbit/s), ULPCD current (22 µA), transmitter output power (2.3 W), and VFBGA64 package mapping - all confirmed from NXP's official Rev. 4.1 product data sheet dated 2 July 2026.
Technical Context
The PN5190B2EV/C130Y implements a fully integrated NFC frontend with autonomous real-time features: dynamic power control (DPC2.0) using true transmitter current measurement and sub-1 ms response, adaptive waveshape control (AWC) for antenna detuning compensation, and hardware-based ULPCD with 22 µA average current. Its RF signal chain includes automatic input attenuator and true baseband amplifier (BBA) for extended range.
It uses a 27.12 MHz crystal or PLL-synchronized external clocks (24/32/48 MHz), supports SPI host interface at up to 15 Mbit/s with independent 1024-byte TX/RX buffers, and integrates a step-up DC-DC converter (2.8–6.0 V output) synchronized to receiver clock to suppress noise - enabling single 3.3 V supply operation while delivering full 2.3 W RF output power.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Protocols | Fully supports ISO/IEC 14443-A/B, FeliCa (212/424 kbit/s), ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, and all MIFARE cards - with hardware crypto acceleration licensed for NXP MIFARE, ISO/IEC 14443-A/B, and Innovatron protocols. |
| Transmitter Output Power | Up to 2.3 W - enables long-range NFC reading (e.g., >10 cm with optimized antenna) without external PA stages. |
| ULPCD Current | 22 µA average - allows battery-powered devices (e.g., portable access readers) to sustain multi-week standby with card presence wake-up. |
| SPI Interface Speed | Up to 15 Mbit/s - reduces host controller latency for time-critical applications like EMVCo payment transactions. |
| DC-DC Output Range | 2.8 V to 6.0 V - permits direct optimization of transmitter LDO voltage for dynamic power control while maintaining stable RF performance under battery droop. |
| Operating Temperature | −40 °C to +105 °C - qualified for industrial and automotive-grade embedded reader modules requiring extended thermal reliability. |
| Supply Voltage (VBAT) | 2.4 V to 5.5 V - supports wide-input battery or adapter-fed systems without external regulators. |
Pinout & Package
VFBGA64 package: plastic very thin fine-pitch ball grid array, 64 balls, 4.5 mm × 4.5 mm × 0.80 mm body, MSL=3, delivered on 13″ reel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| H1, H3 | TX1, TX2 | Differential antenna driver outputs - connect directly to matching network; support 2.3 W total RF output into 50 Ω load. |
| H4, H5 | RXN, RXP | Differential receiver inputs - enable high-SNR demodulation of weak tag responses even in noisy environments. |
| G1 | VDDPA | Transmitter supply rail - accepts regulated 2.8–6.0 V from internal DC-DC or external source to maximize output power. |
| F1 | VUP_TX | Input to transmitter LDO - feeds TX_LDO that supplies TX1/TX2; enables DPC via precise 100 mV-step voltage control. |
| E6, D5, D6, E5 | ATX_A, ATX_D, ATX_C, ATX_B | SPI target interface (MISO, MOSI, NSS, SCK) - operates up to 15 Mbit/s with dedicated IRQ line (B7) for low-latency event signaling. |
| H6 | VMID | Antenna symmetry point connection - ties to antenna ground via 100 nF capacitor to balance differential TX/RX paths and reduce common-mode noise. |
| B7 | IRQ | Open-drain interrupt output - asserts on card detection, autocoll completion, or error events; wakes host from low-power state without polling. |
| A1, B1, A2, C3, D3, E1, F3, F4, G3, H2 | VSS_SUB, VDDBOOST, VSS_PWR, VSS_PMU, VSS_REF, VBAT, VSS_NFC, VSS_DIG, VSS_PLL, VSS_PA | Dedicated ground domains - require separate low-impedance PCB planes to isolate analog, digital, RF, and power management noise. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Power Control 2.0 (DPC2.0) | Autonomous regulation using true transmitter current measurement and <1 ms response - eliminates host CPU overhead during EMVCo payment handshakes and prevents thermal throttling. |
| Adaptive Wave Shape Control (AWC) | Real-time waveform correction for antenna detuning - removes need for manual matching adjustments across mechanical variants or environmental shifts. |
| Ultra-Low-Power Card Detection (ULPCD) | 22 µA average current consumption with hardware-only amplitude-based detection - extends battery life in portable readers without sacrificing wake-up sensitivity. |
| Integrated Step-Up DC-DC Converter | Generates 2.8–6.0 V from 3.3 V supply, synchronized to receiver clock - avoids external DC-DC noise coupling and enables full 2.3 W RF output from single rail. |
| Hardware Crypto Acceleration | On-die cryptographic engine licensed for NXP MIFARE, ISO/IEC 14443-A/B, and Innovatron protocols - accelerates authentication and secure messaging without host software burden. |
Applications
| Payment Terminals | Physical Access Readers |
|---|---|
Use Scenario: Contactless EMVCo-compliant payment terminal in retail kiosk or unattended vending machine. IC Role / Device Role / Timing Role: NFC frontend handling RF field generation, tag modulation/demodulation, and secure crypto offload - operating in reader/writer mode at 848 kbit/s with DPC2.0 managing antenna loading during card insertion. Use Value: Enables certified payment acceptance with <1 ms DPC response and hardware crypto - meeting PCI PTS v6.0 timing and security requirements without host CPU intervention. | Use Scenario: Battery-powered door access reader installed in office building corridor with multi-year battery life target. IC Role / Device Role / Timing Role: Standalone NFC frontend executing ULPCD (22 µA) to detect credential proximity, then waking host MCU only upon valid card presence - minimizing system-level power draw. Use Value: Achieves >3 years battery life on two AA cells by eliminating continuous polling - while maintaining reliable wake-up from >5 cm distance via hardware-based amplitude detection. |
| e-Government ID Readers | Industrial Asset Tagging |
Use Scenario: Portable eID verification device used by field agents for citizen identity validation in remote locations. IC Role / Device Role / Timing Role: High-reliability NFC frontend supporting ISO/IEC 14443-B and MIFARE DESFire EV2 cards in reader/writer mode - leveraging AWC to maintain compliance across varying antenna couplings (e.g., metal-backed ID cards). Use Value: Guarantees >99.9% read success rate across diverse national eID cards without field recalibration - reducing agent training and support costs. | Use Scenario: Ruggedized handheld scanner for inventory management in factory floor with high EMI and temperature variation. IC Role / Device Role / Timing Role: Industrial NFC frontend operating at −40 °C to +105 °C, using integrated BBA and automatic RF attenuator to decode tags amid motor drive noise and RF interference. Use Value: Maintains consistent 10 cm read range in electrically noisy environments - eliminating false negatives during asset tracking audits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN7160A07HN/C130Y | Lowers max RF output to 1.0 W; no integrated DC-DC; supports only ISO/IEC 14443-A/B/FeliCa/15693; lacks ULPCD and AWC. | Targeted at cost-sensitive, lower-power readers where 5 cm range suffices and battery life is less critical. | Select when budget constraints outweigh need for 2.3 W output, ULPCD, or autonomous AWC/DPC features. |
| ST25R3916B | Max output 1.5 W; no hardware MIFARE crypto licensing; supports ISO/IEC 14443-A/B/FeliCa/15693/NFC-IP1 but not ISO/IEC 18000-3 Mode 3 or NFC-IP2. | Designed for general-purpose NFC readers with emphasis on analog flexibility and external MCU-based protocol stack. | Choose when open-source NFC stack integration is preferred and MIFARE-specific licensing is unnecessary. |
Compared with PN7160A07HN/C130Y and ST25R3916B, PN5190B2EV/C130Y uniquely delivers 2.3 W output with ULPCD (22 µA), autonomous DPC2.0, AWC, and full MIFARE crypto licensing - making it the only option qualified for high-security, long-range, battery-constrained EMVCo and eGov deployments.
Availability
PN5190B2EV/C130Y is available at Aetrix Electronics and suitable for payment terminals, physical access systems, and e-government ID readers requiring stable component supply, long-term lifecycle assurance, and MSL-3 packaging compatibility with automated SMT assembly.
Supply support for PN5190B2EV/C130Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in NFC, RFID, and secure element technologies.
PN5190B2EV/C130Y belongs to NXP's high-power NFC frontend product line, engineered specifically for EMVCo-certified payment terminals, secure physical access systems, and e-government identity verification platforms demanding autonomous RF control and ultra-low-power operation.
FAQ
What is the maximum RF output power supported by PN5190B2EV/C130Y?
PN5190B2EV/C130Y supports up to 2.3 W transmitter output power when supplied without DC-DC and with TX_LDO active - enabling extended read ranges (>10 cm) in optimized antenna designs. This value is specified in the Quick Reference Data table (Table 1) of the official Rev. 4.1 datasheet and validated under Tamb = 25 °C with 4-layer JEDEC PCB conditions.
Does PN5190B2EV/C130Y include hardware-accelerated crypto for MIFARE cards?
Yes, PN5190B2EV/C130Y includes hardware-implemented crypto for R/W of all NXP MIFARE product-based cards - including MIFARE Classic, Plus, Ultralight, and DESFire - with intellectual-property licensing rights for NXP ISO/IEC 14443-A, Innovatron ISO/IEC 14443-B, and NXP MIFARE products, as explicitly stated in Section 2.1 of the Rev. 4.1 datasheet.
What is the typical current consumption of PN5190B2EV/C130Y in ultra-low-power card detection (ULPCD) mode?
The typical average current consumption of PN5190B2EV/C130Y in ULPCD mode is 22 µA at Tamb = 25 °C, VDD(VDDPA) = VDD(VDDIO) = VDD(VDD) = 3.0 V, with 330 ms polling interval and 50 Ω antenna matching - per Table 1 (Quick Reference Data) in the Rev. 4.1 datasheet. This enables multi-year battery life in portable readers.
Which package type does PN5190B2EV/C130Y use, and what are its dimensions?
PN5190B2EV/C130Y uses the VFBGA64 package: a plastic very thin fine-pitch ball grid array with 64 balls, measuring 4.5 mm × 4.5 mm × 0.80 mm, MSL=3, delivered on 13″ reel - as defined in Table 2 (Ordering Information) of the Rev. 4.1 datasheet. This differs from VFLGA40 variants like PN5190B2HN/C130Y.
Does PN5190B2EV/C130Y support ISO/IEC 18000-3 Mode 3 and NFC-IP2?
Yes, PN5190B2EV/C130Y supports both ISO/IEC 18000-3 Mode 3 (Section 2.1.7) and ISO/IEC 21481 (NFC-IP2) (Section 2.1.9) in reader/writer mode - confirmed in the "RF functionality" section of the Rev. 4.1 datasheet. These protocols are essential for interoperability with industrial RFID tags and advanced peer-to-peer implementations.
PN5190B2EV/C130Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443A, ISO 14443B, Mifare, NFC
- Interface:
- I2C, SPI, USB
- Voltage - Supply:
- 2.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VFBGA (4.5x4.5)
PN5190B2EV/C130Y FAQ
1.How can I place an order for PN5190B2EV/C130Y through Aetrix?
Please submit a Request for Quotation (RFQ) for PN5190B2EV/C130Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN5190B2EV/C130Y reliable?
The price and inventory of PN5190B2EV/C130Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN5190B2EV/C130Y is usually 5 days.
3.What payment methods are accepted for PN5190B2EV/C130Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN5190B2EV/C130Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN5190B2EV/C130Y?
PN5190B2EV/C130Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN5190B2EV/C130Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN5190B2EV/C130Y?
For technical support, including PN5190B2EV/C130Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN5190B2EV/C130Y requirements.
6.How does Aetrix verify that PN5190B2EV/C130Y is sourced from the original manufacturer or authorized distributors?
All PN5190B2EV/C130Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN5190B2EV/C130Y meets industry standards.
7.What is the process for return or replacement of PN5190B2EV/C130Y?
All PN5190B2EV/C130Y units undergo pre-shipment inspection (PSI). If there is an issue with PN5190B2EV/C130Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN5190B2EV/C130Y part is unused and in its original packaging.
Return procedure for PN5190B2EV/C130Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN5190B2EV/C130Y Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
