My Inquiry
My Account
NXP Semiconductors PN5190B2EV/C131K
- Part No.:
- PN5190B2EV/C131K
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFBGA
- Datasheet:
-
PN5190B2EV/C131K.pdf
- Description:
- PN5190B2EV/C131K
- Quantity:
- Payment:
- Shipping:
Inventory:2,756
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN5190B2EV/C131K from NXP Semiconductors is a high-power NFC frontend IC supporting ISO/IEC 14443-A/B, FeliCa, ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, ISO/IEC 18092 (NFC-IP1), ISO/IEC 21481 (NFC-IP2), and peer-to-peer modes up to 424 kbit/s. It integrates dynamic power control (DPC), adaptive waveshape control (AWC), and ultra-low-power card detection (ULPCD) with 22 μA typical current. Designed for secure payment terminals and access control readers requiring robust RF performance and firmware-upgradable operation.
For engineers reviewing the PN5190B2EV/C131K datasheet, PN5190B2EV/C131K pinout, PN5190B2EV/C131K application, or PN5190B2EV/C131K equivalent, this page delivers verified RF protocol support, VFBGA64 package mapping, SPI interface timing, ULPCD current specification, and firmware version 3.2–specific features including LPCD_WITH_AUTOCOLL_EVENT and DYNAMIC_POWERLEVEL_REG register support.
Technical Context
The PN5190B2EV/C131K implements a fully integrated 13.56 MHz NFC frontend with hardware-accelerated MIFARE Classic/Plus/DESFire/Ultralight crypto, ISO/IEC 14443-A/B reader/writer mode at 848 kbit/s, and proprietary passive communication up to 848 kbit/s. Its RF architecture includes dual TX outputs (TX1/TX2), differential RX inputs (RXP/RXN), and VMID symmetry point connection for antenna tuning.
It features an integrated step-up DC-DC converter (2.8 V–6.0 V output) synchronized with receiver clock to suppress noise, a dedicated TX_LDO with 100 mV granularity for DPC2.0, and autonomous ULPCD using amplitude-only detection. Firmware v3.2 adds LPCD_WITH_AUTOCOLL_EVENT (0x23 command), LpcdWithAutocollExpiryInterval EEPROM field (0xCEE), and CTS_FAST_CONFIGURE (0x2B) for sub-50 µs initialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Protocols | Fully supports ISO/IEC 14443-A/B, FeliCa (212/424 kbit/s), ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, P2P passive/active, and card emulation up to 848 kbit/s |
| Transmit Power | Up to 2.3 W output without DC-DC; enabled by TX_LDO supply up to 6.0 V and integrated DC-DC boost |
| ULPCD Current | 22 μA typical at 3.0 V, 330 ms polling interval, 50 Ω antenna matching - enables multi-week battery life in portable readers |
| SPI Interface | 15 Mbit/s max data rate with MOSI/MISO/NSS/SCK; independent 1024-byte TX/RX buffers reduce host CPU load |
| Firmware Version | Pre-programmed v3.2 with LPCD_WITH_AUTOCOLL_EVENT, DYNAMIC_POWERLEVEL_REG (0x64), and LFO_TRIM_CALIBRATION (0xCED) |
| Operating Temp | −40 °C to +105 °C ambient, validated at 120 mA TX current @ VDDPA = 3.6 V on JEDEC 4-layer PCB |
| Supply Range | VBAT: 1.62–5.5 V; VDDIO: 2.4–3.6 V; VDDPA: up to 6.0 V via DC-DC or direct supply |
Pinout & Package
VFBGA64 package: 64-ball, 4.5 mm × 4.5 mm × 0.80 mm body, 0.4 mm pitch, MSL=3, delivered in trays. Pinout optimized for RF integrity with dedicated ground domains (VSS_PA, VSS_PLL, VSS_PWR, VSS_REF, VSS_SUB, VSS_PMU, VSS_DIG, VSS_NFC) and decoupling-capacitor outputs (VDDNV, VREF, VDDC, TXVCM, TXVCASC, VMID).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| H5, H4 | RXP, RXN | Differential receiver inputs - require matched 50 Ω trace routing and 100 nF AC coupling to antenna |
| H1, H3 | TX1, TX2 | Complementary antenna driver outputs - connect to series-tuned LC tank with VMID center tap |
| H6 | VMID | Antenna symmetry point output - connects to antenna ground via 100 nF blocking capacitor |
| G1 | VDDPA | Transmitter supply input - accepts up to 6.0 V; powers TX drivers and internal LDO |
| A1, B1 | BOOST_LX, VDDBOOST | DC-DC boost loopback and output - requires external 1 µH inductor between BOOST_LX and VDDBOOST |
| E6, D5, D6, E5 | ATX_A, ATX_D, ATX_C, ATX_B | SPI target interface - ATX_A = MISO, ATX_D = MOSI, ATX_C = NSS, ATX_B = SCK |
| B7 | IRQ | Open-drain event interrupt - signals card detection, autocoll completion, or error conditions to host |
| B3 | VEN | Hardware reset input - low-active, independent of VDDIO; must be pulled high with 10 kΩ resistor |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Power Control 2.0 | True transmitter current measurement enables autonomous <1 ms regulation without host intervention - critical for EMVCo payment timing compliance |
| Adaptive Wave Shape Control | Real-time analog feedback adjusts TX waveform to maintain ISO/IEC 14443 spectral mask under antenna detuning - eliminates manual retuning during mechanical stress or temperature drift |
| Ultra-Low-Power Card Detection | 22 μA average current with hardware-based amplitude-only sensing - extends battery life in portable POS and access devices beyond 3 months on coin cell |
| Firmware v3.2 Enhancements | LPCD_WITH_AUTOCOLL_EVENT (0x23) triggers host wake-up *and* initiates automatic collision resolution - reduces latency in mobile phone tap scenarios |
| Integrated DC-DC Converter | Step-up converter (2.8–6.0 V) synchronized to receiver clock - avoids switching noise degradation of RX sensitivity seen with external DC-DCs |
Applications
| Payment Terminals | Physical Access Readers |
|---|---|
Use Scenario: Contactless EMVCo-compliant transaction initiation in handheld or countertop POS terminals powered by Li-ion or coin cell. IC Role / Device Role / Timing Role: NFC frontend handling all RF layer processing, MIFARE crypto acceleration, and DPC-regulated 2.3 W transmit bursts within 100 ms EMVCo response window. Use Value: Firmware v3.2's CTS_FAST_CONFIGURE (0x2B) enables sub-50 µs RF initialization - meeting strict time-to-first-field requirements for fast-tap UX. | Use Scenario: Battery-powered door lock or gate controller detecting NFC credentials in outdoor environments with wide temperature range. IC Role / Device Role / Timing Role: Autonomous ULPCD monitoring with 22 μA current draw, triggering full RF activation only upon valid card presence detected via amplitude shift. Use Value: Enables >6-month operation on CR2032 battery while maintaining −40 °C to +105 °C operational reliability per JEDEC PCB validation. |
| eGovernment ID Readers | Industrial Asset Tagging |
Use Scenario: Field-deployable ePassport or national ID verification device used in mobile government services. IC Role / Device Role / Timing Role: ISO/IEC 14443-B and ISO/IEC 18000-3 Mode 3 compliant reader supporting ICAO-compliant eMRTDs and contactless citizen cards. Use Value: Hardware-accelerated crypto for MIFARE DESFire EV2 and ISO/IEC 7816-4 APDU tunneling ensures secure channel establishment without host CPU overhead. | Use Scenario: Ruggedized handheld scanner reading NFC-enabled maintenance tags on industrial machinery in electrically noisy factory settings. IC Role / Device Role / Timing Role: Receiver signal level control with automatic RF attenuator and true Baseband Amplifier (BBA) maintains link stability near motors and inverters. Use Value: AWC compensates for antenna detuning caused by metal proximity - eliminating need for recalibration when scanner is mounted on steel enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN5180A0HN/C129K | Lower max TX power (1.5 W), no integrated DC-DC, firmware v2.07 baseline, VFLGA40 only | Targeted at cost-sensitive, non-battery-powered access panels where 2.3 W output and ULPCD are unnecessary | Select when design prioritizes lower BOM cost over battery life and peak RF performance |
| PN7160B0HN/C129K | Single-chip NFC controller (hostless), no TX_LDO/DC-DC, 13.56 MHz crystal required, 500 mW max output | Designed for embedded Linux/Android systems needing full stack offload - lacks autonomous DPC/AWC/ULPCD | Select when host processor can handle protocol stack and power management is delegated to software |
Compared with PN5180A0HN/C129K and PN7160B0HN/C129K, PN5190B2EV/C131K uniquely delivers 2.3 W output with integrated DC-DC, firmware v3.2–enhanced ULPCD, and autonomous AWC - making it the only option for battery-powered, high-reliability payment and access systems demanding zero-host RF control.
Availability
PN5190B2EV/C131K is available at Aetrix Electronics and suitable for payment terminals, physical access readers, and eGovernment ID readers requiring stable component supply, long-term lifecycle assurance, and firmware-v3.2–validated RF performance.
Supply support for PN5190B2EV/C131K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with core expertise in NFC, RFID, and secure element technologies.
PN5190B2EV/C131K belongs to NXP's high-power NFC frontend product line, engineered specifically for battery-constrained, EMVCo-certified payment and secure physical access applications requiring autonomous RF control and extended temperature operation.
FAQ
What firmware version is pre-programmed on PN5190B2EV/C131K?
PN5190B2EV/C131K ships with firmware version 3.2 pre-installed. This version includes LPCD_WITH_AUTOCOLL_EVENT (0x23 command), DYNAMIC_POWERLEVEL_REG (0x64), LFO_TRIM_CALIBRATION (0xCED), and CTS_FAST_CONFIGURE (0x2B). Unlike earlier versions, v3.2 cannot be downgraded and supports crypto-assisted firmware updates only.
Does PN5190B2EV/C131K support both ISO/IEC 14443-A and ISO/IEC 14443-B protocols?
Yes, PN5190B2EV/C131K supports ISO/IEC 14443-A and ISO/IEC 14443-B reader/writer modes up to 848 kbit/s. It also handles MIFARE Classic/Plus/DESFire/Ultralight cards via hardware-accelerated crypto licensed from NXP and Innovatron, enabling full interoperability with legacy and modern contactless cards.
What is the ULPCD current consumption of PN5190B2EV/C131K and how is it achieved?
PN5190B2EV/C131K achieves 22 μA typical ULPCD current at 3.0 V, 330 ms polling interval, and 50 Ω antenna matching. This is accomplished through hardware-based amplitude-only detection (not I/Q channel analysis), eliminating continuous digital processing. Note: GPIO3 is reserved exclusively for ULPCD abort and cannot serve other functions when ULPCD is active.
Can PN5190B2EV/C131K operate without the integrated DC-DC converter?
Yes, PN5190B2EV/C131K supports direct VDDPA supply up to 6.0 V, bypassing the DC-DC. However, the DC-DC is recommended for battery-powered designs to maintain stable TX voltage during discharge. When ULPCD is enabled, the DC-DC must be disabled; LPCD mode permits DC-DC usage but sacrifices some current efficiency.
What package type and pin count does PN5190B2EV/C131K use?
PN5190B2EV/C131K uses the VFBGA64 package: 64-ball, 4.5 mm × 4.5 mm × 0.80 mm body, 0.4 mm pitch, moisture sensitivity level 3 (MSL=3), delivered in trays. It features functionally distinct ground domains (VSS_PA, VSS_PLL, VSS_PWR, etc.) and dedicated decoupling-capacitor outputs (VDDNV, VREF, VDDC, TXVCM, VMID) for optimal RF performance.
PN5190B2EV/C131K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443A, ISO 14443B, Mifare, NFC
- Interface:
- I2C, SPI, USB
- Voltage - Supply:
- 2.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VFBGA (4.5x4.5)
PN5190B2EV/C131K FAQ
1.How can I place an order for PN5190B2EV/C131K through Aetrix?
Please submit a Request for Quotation (RFQ) for PN5190B2EV/C131K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN5190B2EV/C131K reliable?
The price and inventory of PN5190B2EV/C131K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN5190B2EV/C131K is usually 5 days.
3.What payment methods are accepted for PN5190B2EV/C131K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN5190B2EV/C131K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN5190B2EV/C131K?
PN5190B2EV/C131K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN5190B2EV/C131K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN5190B2EV/C131K?
For technical support, including PN5190B2EV/C131K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN5190B2EV/C131K requirements.
6.How does Aetrix verify that PN5190B2EV/C131K is sourced from the original manufacturer or authorized distributors?
All PN5190B2EV/C131K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN5190B2EV/C131K meets industry standards.
7.What is the process for return or replacement of PN5190B2EV/C131K?
All PN5190B2EV/C131K units undergo pre-shipment inspection (PSI). If there is an issue with PN5190B2EV/C131K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN5190B2EV/C131K part is unused and in its original packaging.
Return procedure for PN5190B2EV/C131K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN5190B2EV/C131K Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
