My Inquiry
My Account
NXP Semiconductors PN5190B2EV/C131Y
- Part No.:
- PN5190B2EV/C131Y
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFBGA
- Datasheet:
-
PN5190B2EV/C131Y.pdf
- Description:
- PN5190B2EV/C131Y
- Quantity:
- Payment:
- Shipping:
Inventory:4,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN5190B2EV/C131Y from NXP Semiconductors is a high-power NFC frontend IC supporting ISO/IEC 14443-A/B, FeliCa, ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, and MIFARE card family communication at up to 848 kbit/s in reader/writer mode. It integrates dynamic power control (DPC), adaptive waveshape control (AWC), and ultra-low-power card detection (ULPCD) with 22 μA average current. Designed for secure payment terminals and access control readers requiring robust RF performance under battery-constrained conditions.
For engineers reviewing the PN5190B2EV/C131Y datasheet, PN5190B2EV/C131Y pinout, PN5190B2EV/C131Y application, or PN5190B2EV/C131Y equivalent, this page delivers verified RF operating modes, VFBGA64 package mapping, SPI host interface timing, ULPCD current specification, and firmware version 3.2–specific features including LPCD_WITH_AUTOCOLL_EVENT and DYNAMIC_POWERLEVEL_REG support.
Technical Context
The PN5190B2EV/C131Y implements a fully integrated 13.56 MHz NFC frontend with autonomous DPC2.0 using true transmitter current measurement and sub-1 ms regulation response, enabling stable RF output across antenna detuning. Its receiver chain includes automatic RF input attenuation and true baseband amplifier (BBA) for extended range with tags, cards, and mobile phones.
It supports dual low-power detection modes: software-based LPCD (I/Q channel analysis) for maximum range and hardware-based ULPCD (amplitude-only) consuming only 22 μA at 330 ms polling interval. The integrated DC-DC step-up converter delivers 2.8 V to 6.0 V to VDDPA, synchronized with receiver clock to suppress noise-enabling single 3.3 V supply operation while achieving up to 2.3 W transmitter output power.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Protocols | Fully compliant with ISO/IEC 14443-A/B, FeliCa (212/424 kbit/s), ISO/IEC 15693, ISO/IEC 18000-3 Mode 3, NFC-IP1/2, and MIFARE Classic/Plus/Ultralight/DESFire EV1/EV2 |
| Transmitter Output Power | Up to 2.3 W - enables >10 cm read range with standard antennas and supports EMVCo Level 1 certification |
| ULPCD Current | 22 μA typical at 330 ms polling interval - extends battery life in portable payment and access devices |
| SPI Interface Speed | Up to 15 Mbit/s with MOSI/MISO/NSS/SCK - reduces host controller latency for real-time transaction handling |
| Firmware Version | Pre-programmed v3.2 - includes LPCD_WITH_AUTOCOLL_EVENT command (0x23), DYNAMIC_POWERLEVEL_REG (0x64), and improved ULPCD robustness |
| Supply Voltage Range | VBAT: 2.4–5.5 V; VDDIO: 2.4–3.6 V - supports direct connection to Li-ion batteries and 3.3 V system rails |
| Operating Temperature | −40 °C to +105 °C - qualified for industrial and automotive-grade embedded reader applications |
Pinout & Package
VFBGA64 package: plastic very thin fine-pitch ball grid array, 64 balls, 4.5 mm × 4.5 mm × 0.80 mm body, MSL=3, delivered on 13″ reel. Pin layout optimized for RF integrity with dedicated ground domains (VSS_PA, VSS_PLL, VSS_PWR, VSS_REF, VSS_SUB, VSS_PMU, VSS_DIG, VSS_NFC) and isolated analog/digital supplies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| H5, H4 | RXP, RXN | Differential receiver inputs - require matched 50 Ω trace routing and 100 nF AC coupling for optimal SNR |
| H1, H3 | TX1, TX2 | Differential antenna driver outputs - connect directly to LC matching network; support >2 W RF output |
| G1 | VDDPA | Transmitter supply rail - accepts 2.8–6.0 V from integrated DC-DC or external LDO for max RF power |
| E6, D5, E5, D6 | ATX_A, ATX_D, ATX_B, ATX_C | SPI target interface (MISO, MOSI, SCK, NSS) - operates at 15 Mbit/s; supports TLV framing for low-latency host comms |
| B7 | IRQ | Open-drain interrupt output - signals card detection, Autocoll event, or error condition to wake host MCU from sleep |
| F8, G8 | XTAL1, XTAL2 | 27.12 MHz crystal interface - alternatively supports 24/32/48 MHz reference via PLL; critical for RF field stability |
| D7 | GPIO3 | ULPCD abort control - must be reserved exclusively for ULPCD termination when enabled; not usable for general I/O |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Power Control 2.0 (DPC) | Autonomous regulation with true current sensing and <1 ms response - maintains RF field strength during load changes without host CPU involvement |
| Adaptive Wave Shape Control (AWC) | Real-time waveform correction against antenna detuning - eliminates need for manual matching adjustments and improves interoperability with non-compliant cards |
| Ultra-Low-Power Card Detection (ULPCD) | 22 μA average current at 330 ms polling interval - enables multi-week battery life in handheld POS terminals |
| Firmware v3.2 Enhancements | LPCD_WITH_AUTOCOLL_EVENT (0x23), DYNAMIC_POWERLEVEL_REG (0x64), and LFO timing calibration - improve wake-up reliability and DPC accuracy over temperature/voltage |
| Integrated DC-DC Converter | Step-up converter (2.8–6.0 V output) synchronized to receiver clock - enables single 3.3 V supply while delivering full 2.3 W RF output and suppressing switching noise |
Applications
| Payment Terminals | Physical Access Readers |
|---|---|
|
Use Scenario: Battery-powered handheld point-of-sale (POS) devices performing contactless EMV transactions in retail environments. IC Role / Device Role / Timing Role: NFC frontend managing RF field generation, modulation/demodulation, and secure MIFARE DESFire EV2 authentication offload. Use Value: ULPCD current of 22 μA extends battery life to >3 weeks between charges; DPC2.0 ensures consistent 848 kbit/s data rate even with metal-cased smartphones. |
Use Scenario: Wall-mounted door access controllers verifying NFC credentials in office buildings with intermittent power backup. IC Role / Device Role / Timing Role: Reader IC executing ISO/IEC 14443-A/B and FeliCa protocols for credential validation and anti-passback logic. Use Value: AWC compensates for antenna detuning caused by nearby metal doors; integrated DC-DC sustains 2.3 W output from degraded 3.3 V rail during brownout events. |
| e-Government ID Readers | Industrial Asset Tagging Systems |
|
Use Scenario: Portable national ID verification units used by field agents for citizen onboarding in remote locations. IC Role / Device Role / Timing Role: High-reliability NFC frontend supporting ISO/IEC 14443-B and MIFARE Plus CRYPTO for eIDAS-compliant document reading. Use Value: Firmware v3.2's enhanced LPCD_WITH_AUTOCOLL_EVENT reduces false wake-ups from ambient RF; −40 °C to +105 °C rating ensures operation in desert or alpine deployments. |
Use Scenario: Ruggedized handheld scanners identifying ISO/IEC 15693 ICODE tags on machinery in factory floors with EMI noise. IC Role / Device Role / Timing Role: Robust reader IC performing long-range (up to 1.2 m) tag interrogation with adaptive receiver gain control. Use Value: True BBA and automatic RF attenuator maintain link budget in noisy industrial settings; VFBGA64 package withstands mechanical shock and thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN5180A1HN/C131Y | Lower max RF output (1.5 W vs. 2.3 W); no ULPCD mode; firmware v2.07 only; VFLGA40 package only | Targeted at cost-sensitive access control where <8 cm range suffices; lacks ULPCD for battery longevity | Select when budget constraints outweigh range/power requirements and firmware v3.2 features are unnecessary |
| PN7150B0HN/C131Y | Integrated host controller (ARM Cortex-M0+); lower RF output (0.8 W); no DC-DC; supports only ISO/IEC 14443-A/B and Felica | Designed for simple NFC tag emulation or reader functions without external MCU dependency | Choose for self-contained, low-complexity designs where host processing is minimal and RF power <1 W is acceptable |
Compared with PN5180A1HN/C131Y and PN7150B0HN/C131Y, PN5190B2EV/C131Y delivers 53% higher RF power, adds ULPCD for battery optimization, and includes firmware v3.2 enhancements like DYNAMIC_POWERLEVEL_REG-making it the only option for EMVCo-certified portable payment terminals requiring >10 cm range and multi-week runtime.
Availability
PN5190B2EV/C131Y is available at Aetrix Electronics and suitable for payment terminals, physical access systems, and e-government ID readers requiring stable component supply, long-term lifecycle assurance, and compliance with EMVCo and NFC Forum specifications.
Supply support for PN5190B2EV/C131Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in NFC, RFID, and secure element technologies.
The PN5190 product line is engineered for high-performance, battery-efficient NFC reader systems demanding EMVCo Level 1 certification, extended read range, and autonomous RF adaptation-targeting next-generation payment, access, and identity infrastructure.
FAQ
What distinguishes PN5190B2EV/C131Y from earlier PN5190B2 variants?
PN5190B2EV/C131Y is pre-programmed with firmware version 3.2, which introduces LPCD_WITH_AUTOCOLL_EVENT (0x23), DYNAMIC_POWERLEVEL_REG (0x64), and improved ULPCD current consumption versus v3.0. It uses the VFBGA64 package (4.5 mm × 4.5 mm), differs from VFLGA40-packaged variants, and ships on 13″ reels with MSL=3 handling. These attributes make PN5190B2EV/C131Y the preferred choice for space-constrained, high-volume portable readers requiring certified firmware and compact footprint.
Does PN5190B2EV/C131Y support EMVCo Level 1 certification out of the box?
Yes, PN5190B2EV/C131Y supports EMVCo Level 1 certification when paired with an appropriate antenna design and matching network. Its 2.3 W transmitter output, DPC2.0 for field stability, AWC for waveform compliance, and −40 °C to +105 °C operating range meet core EMVCo physical layer requirements. Certification requires validation of the full system-including antenna, PCB layout, and firmware configuration-but PN5190B2EV/C131Y provides all necessary RF and control capabilities.
Can the integrated DC-DC converter in PN5190B2EV/C131Y be disabled?
Yes, the integrated DC-DC converter in PN5190B2EV/C131Y is optional. It can be bypassed by supplying VDDPA directly from an external 2.8–6.0 V source, allowing designs to prioritize efficiency over RF power headroom. However, disabling DC-DC forfeits DPC2.0's ability to regulate VDDPA dynamically-reducing thermal resilience during antenna loading. Firmware v3.2 retains full functionality regardless of DC-DC usage mode.
What is the role of GPIO3 on PN5190B2EV/C131Y, and why is it restricted in ULPCD mode?
On PN5190B2EV/C131Y, GPIO3 serves exclusively as the ULPCD abort signal when ultra-low-power card detection is enabled. The hardware dedicates this pin to terminate ULPCD immediately upon external trigger-preventing false wake-ups and ensuring deterministic exit from low-power state. Using GPIO3 for any other function (e.g., LED control or button input) during ULPCD operation will compromise detection reliability and is prohibited per datasheet Section 8.1.
How does the PN5190B2EV/C131Y handle antenna detuning during active communication?
PN5190B2EV/C131Y combats antenna detuning using Adaptive Wave Shape Control (AWC), which continuously monitors and corrects RF waveform distortion in real time. Coupled with Dynamic Power Control 2.0's true current feedback loop (<1 ms response), it maintains field strength and spectral purity even when metallic objects approach the antenna. This eliminates manual retuning and ensures reliable communication with smartphones and non-standard cards without host intervention.
PN5190B2EV/C131Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443A, ISO 14443B, Mifare, NFC
- Interface:
- I2C, SPI, USB
- Voltage - Supply:
- 2.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VFBGA (4.5x4.5)
PN5190B2EV/C131Y FAQ
1.How can I place an order for PN5190B2EV/C131Y through Aetrix?
Please submit a Request for Quotation (RFQ) for PN5190B2EV/C131Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN5190B2EV/C131Y reliable?
The price and inventory of PN5190B2EV/C131Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN5190B2EV/C131Y is usually 5 days.
3.What payment methods are accepted for PN5190B2EV/C131Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN5190B2EV/C131Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN5190B2EV/C131Y?
PN5190B2EV/C131Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN5190B2EV/C131Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN5190B2EV/C131Y?
For technical support, including PN5190B2EV/C131Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN5190B2EV/C131Y requirements.
6.How does Aetrix verify that PN5190B2EV/C131Y is sourced from the original manufacturer or authorized distributors?
All PN5190B2EV/C131Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN5190B2EV/C131Y meets industry standards.
7.What is the process for return or replacement of PN5190B2EV/C131Y?
All PN5190B2EV/C131Y units undergo pre-shipment inspection (PSI). If there is an issue with PN5190B2EV/C131Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN5190B2EV/C131Y part is unused and in its original packaging.
Return procedure for PN5190B2EV/C131Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN5190B2EV/C131Y Tags
-
SL2S2602FTBX
NXP Semiconductors
-
ST25DV04K-IER6S3
STMicroelectronics
-
ST25DV04K-IER6C3
STMicroelectronics
-
LXMSJZNCMD-217
Murata Electronics
-
NT3H2111W0FTTJ
NXP Semiconductors
-
NT3H2111W0FHKH
NXP Semiconductors
-
M24LR04E-RMC6T/2
STMicroelectronics
-
ST25DV04KC-JF6D3
STMicroelectronics
-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics
-
NT3H2211W0FTTJ
NXP Semiconductors
-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
