NXP Semiconductors PN7120A0EV/C10801Y
- Part No.:
- PN7120A0EV/C10801Y
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 49-VFBGA
- Datasheet:
-
PN7120A0EV/C10801Y.pdf
- Description:
- IC RFID READER 13.56MHZ 49VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,011
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN7120A0EV/C10801Y from NXP Semiconductors is a fully integrated NFC controller IC with embedded ARM Cortex-M0 core and preloaded firmware supporting all NFC Forum modes (Reader/Writer, Card Emulation, P2P Active/Passive) at 13.56 MHz. It delivers ISO/IEC 14443-A/B, ISO/IEC 15693, FeliCa, MIFARE Classic/DESFire, and NFC Forum Tag Types 1–4 compliance in a VFBGA49 package, enabling rapid NFC integration into Linux/Android host systems via I²C interface.
For engineers reviewing the PN7120A0EV/C10801Y datasheet, PN7120A0EV/C10801Y pinout, PN7120A0EV/C10801Y application, or PN7120A0EV/C10801Y equivalent, key selection considerations include its integrated polling loop, ultra-low-power monitoring (10 µA HPD), battery-direct operation (2.3–5.5 V), NCI 1.0 host interface, and autonomous RF wake-up capability - critical for wearables, home automation gateways, and portable consumer electronics requiring certified NFC functionality without external protocol stack development.
Technical Context
The PN7120A0EV/C10801Y implements an NCI 1.0-compliant host interface over I²C (up to 3.4 MBaud) with programmable slave address (0x50/0x52) and dedicated IRQ line for event notification. Its RF front-end integrates a high-sensitivity demodulator, buffered antenna drivers (TX1/TX2), and RF level detector, supporting both passive load modulation (for small antennas) and active communication modes per NFCIP-1/NFCIP-2.
Power management includes four distinct states: Hard Power Down (10 µA), Standby (≤20 µA), Monitor (12 µA), and Active - with autonomous wake-up triggered by RF field detection, internal 380 kHz timer, or I²C activity. The embedded Cortex-M0 executes pre-integrated NFC protocols, offloading real-time polling, discovery, and ISO-DEP framing from the host processor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | VBAT: 2.3–5.5 V (Card Emulation); 2.7–5.5 V (Reader/Active modes) - enables direct battery connection without external regulators |
| Host Interface | I²C-bus up to 3.4 MBaud with NCI 1.0 protocol - eliminates need for custom driver development on Linux/Android hosts |
| RF Protocols | Fully supports NFC Forum Modes 1–4, ISO/IEC 14443-A/B, ISO/IEC 15693, FeliCa, MIFARE Classic/DESFire - single-chip compatibility with global contactless infrastructure |
| Low-Power Polling | 150 µA average current at 500 ms loop interval - extends battery life in always-on NFC applications like remote controls and wearables |
| Package | VFBGA49 (SOT1320-1), 3.2 × 3.2 × 0.5 mm - compact footprint suitable for space-constrained portable designs |
| Integrated Core | ARM Cortex-M0 with ROM-based firmware and EEPROM storage - provides certified NFC stack without external memory or firmware loading |
| Wake-Up Sources | RF field detection, I²C address match, and 380 kHz internal timer - enables zero-latency response without host polling overhead |
Pinout & Package
VFBGA49 (SOT1320-1) package: 3.2 mm × 3.2 mm × 0.5 mm, 49-ball array with 0.4 mm pitch; requires standard reflow profile and controlled impedance PCB layout for antenna matching network.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT / VBAT1 / VBAT2 | Battery supply inputs | Direct connection to primary power source; must be tied together for stable 2.3–5.5 V operation |
| VDD(TX) | Antenna driver supply | Decoupled 3.1 V output for TX1/TX2 drivers; current-limited to 180 mA to protect antenna circuitry |
| RXP / RXN | Differential receiver inputs | High-impedance analog inputs for antenna signal recovery; require matched trace routing |
| ANT1 / ANT2 | Antenna connection points | Single-ended or differential antenna interface; tuning network placed between these pins and antenna |
| IRQ | Interrupt request output | Open-drain signal notifying host of card detection, P2P event, or firmware state change |
| VEN | Hard Power Down control | Active-low enable pin; drives PN7120 into <12 µA HPD state when pulled low |
Key Features
| Feature | Design Value |
|---|---|
| Integrated NCI 1.0 stack | Eliminates host-side NFC protocol implementation; reduces Android/Linux BSP integration time by >70% |
| Autonomous polling loop | Configurable multi-technology scan sequence (Type A/B/F/ISO15693) with hardware-accelerated timing |
| Ultra-low-power Monitor mode | 12 µA operation with battery voltage supervision - prevents deep discharge in coin-cell-powered devices |
| On-chip power management unit | Direct battery input support with internal LDOs (1.8 V, 3.3 V) and dynamic state switching without host intervention |
| Embedded security IP | Includes licensed ISO/IEC 14443-A and Innovatron 14443-B IP - ensures full regulatory compliance without royalty-bearing external licensing |
Applications
| Smart Home Gateway | Wearable Health Monitor |
|---|---|
Use Scenario: NFC-enabled residential gateway authenticating smart locks, thermostats, and lighting controllers during commissioning. IC Role / Device Role / Timing Role: Acts as NFC Reader/Writer initiating secure pairing via ISO-DEP with MIFARE DESFire credentials. Use Value: Enables tap-to-pair provisioning without Wi-Fi credentials exposure; leverages PN7120A0EV/C10801Y's 150 µA polling loop to maintain readiness for <1 s response. | Use Scenario: Fitness band using NFC for quick data sync with smartphones and contactless payment token activation. IC Role / Device Role / Timing Role: Functions as Card Emulation target (ISO/IEC 14443-A) presenting stored health credential to mobile POS terminals. Use Value: Achieves <200 ms card emulation startup from Standby state using RF wake-up; operates continuously on 3.7 V Li-ion cell. |
| Android TV Remote | Industrial Printer Control Panel |
Use Scenario: Voice-controlled TV remote using NFC to launch apps, transfer media links, or pair with Bluetooth speakers. IC Role / Device Role / Timing Role: Implements NFC P2P Passive mode (106 kbps) for bidirectional handover of URI/Bluetooth MAC addresses. Use Value: Leverages PN7120A0EV/C10801Y's integrated polling loop and IRQ-driven host wake-up to minimize remote standby power draw. | Use Scenario: Networked office printer with NFC tag for one-touch job submission, firmware update initiation, or service technician authentication. IC Role / Device Role / Timing Role: Operates as Reader/Writer scanning ISO15693 tags on consumables or maintenance cards. Use Value: Uses PN7120A0EV/C10801Y's 2.3 V minimum VBAT to function reliably across wide industrial temperature range (-30°C to +85°C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN7150A0HN/C10801Y | Enhanced RF performance (higher sensitivity), extended temperature range (-40°C to +105°C), same VFBGA49 package and pinout | Better suited for automotive infotainment and harsh-environment industrial readers | Select when operating beyond +85°C or requiring improved read range in metal-rich environments |
| ST25DV04K-IER | I²C-based dynamic NFC tag (not controller); no embedded MCU, no polling loop, limited to Type 5 (ISO15693) and Type 4B (ISO14443-B) | Only supports passive tag emulation - cannot act as reader or P2P initiator | Choose only for simple data exchange or configuration storage where host handles all protocol logic |
Compared with PN7120A0EV/C10801Y, PN7150A0HN/C10801Y offers higher RF robustness for demanding deployments, while ST25DV04K-IER serves strictly as a memory tag - neither provides the full NFC Forum mode support, integrated firmware, or autonomous polling capability that defines the PN7120A0EV/C10801Y's system-level value.
Availability
PN7120A0EV/C10801Y is available at Aetrix Electronics and suitable for smart home gateways, wearable health monitors, Android TV remotes, industrial printers, and connected audio devices requiring stable component supply and long-term lifecycle support.
Supply support for PN7120A0EV/C10801Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer markets, with over 20 years of NFC innovation and industry-standardization leadership.
The PN7120A0EV/C10801Y belongs to NXP's PN71xx family of plug-and-play NFC controllers designed specifically to accelerate certified NFC integration into resource-constrained embedded systems running Linux or Android - eliminating protocol stack development and reducing BOM cost.
FAQ
What is the primary function of the PN7120A0EV/C10801Y in an NFC system?
The PN7120A0EV/C10801Y serves as a complete NFC controller IC with embedded firmware, enabling it to operate as Reader/Writer, Card Emulation target, or P2P initiator without external protocol stack software. Its integrated ARM Cortex-M0 executes all NFC Forum-defined real-time operations, including polling loop management, ISO-DEP framing, and RF modulation/demodulation - making PN7120A0EV/C10801Y a self-contained solution for host systems lacking NFC processing capability.
Does the PN7120A0EV/C10801Y require an external crystal oscillator?
Yes, the PN7120A0EV/C10801Y requires a 27.12 MHz crystal connected to XTAL1/XTAL2 pins for optimal RF performance in Reader and NFCIP-1 Initiator modes. The crystal must meet ±50 ppm accuracy over temperature and 50–100 Ω ESR per datasheet specification. Alternatively, the integrated PLL can accept 13–52 MHz reference clocks, but the 27.12 MHz crystal remains the recommended configuration for FCC/ISO compliance - a requirement directly applicable to PN7120A0EV/C10801Y design validation.
How does the PN7120A0EV/C10801Y achieve ultra-low power consumption in battery-operated devices?
The PN7120A0EV/C10801Y achieves ultra-low power through four configurable states: Hard Power Down (10 µA), Monitor (12 µA), Standby (≤20 µA), and Active. Its autonomous polling loop uses a 380 kHz internal oscillator to wake only for brief RF sensing intervals (e.g., 500 ms), drawing just 150 µA average current. Battery voltage supervision and RF-field-triggered wake-up eliminate host polling overhead - critical for extending runtime in devices powered by PN7120A0EV/C10801Y's 2.3–5.5 V direct battery interface.
Can the PN7120A0EV/C10801Y interface with a 1.8 V host microcontroller?
Yes, the PN7120A0EV/C10801Y supports 1.8 V host I²C operation via its VDD(PAD) supply pin (1.65–1.95 V range), with dedicated I2CSCL, I2CSDA, and I2CADR0 pins referenced to this voltage. The I²C interface operates at Standard (100 kHz), Fast (400 kHz), and High-speed (3.4 MHz) modes, and the IRQ output is open-drain compatible with 1.8 V logic levels - ensuring seamless integration with low-voltage MCUs without level-shifting circuitry in PN7120A0EV/C10801Y-based designs.
What antenna configurations are supported by the PN7120A0EV/C10801Y?
The PN7120A0EV/C10801Y supports both single-ended (ANT1 only) and differential (ANT1 + ANT2) antenna topologies via its integrated transmitter outputs (TX1/TX2) and receiver inputs (RXP/RXN). Antenna matching networks must be tuned to match the 13.56 MHz resonance while respecting the 180 mA VDD(TX) current limit. NXP's Antenna and Tuning Design Guide ([6]) provides validated layouts for common form factors - essential for achieving the specified 5 cm+ read range and reliable operation of PN7120A0EV/C10801Y in final product enclosures.
PN7120A0EV/C10801Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 49-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443, ISO 15693, ISO 18000, MIFARE, NFC
- Interface:
- I2C
- Voltage - Supply:
- 1.65V ~ 3.6V
- Operating Temperature:
- -30°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 49-VFBGA (4x4.3)
PN7120A0EV/C10801Y FAQ
1.How can I place an order for PN7120A0EV/C10801Y through Aetrix?
Please submit a Request for Quotation (RFQ) for PN7120A0EV/C10801Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN7120A0EV/C10801Y reliable?
The price and inventory of PN7120A0EV/C10801Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN7120A0EV/C10801Y is usually 5 days.
3.What payment methods are accepted for PN7120A0EV/C10801Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN7120A0EV/C10801Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN7120A0EV/C10801Y?
PN7120A0EV/C10801Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN7120A0EV/C10801Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN7120A0EV/C10801Y?
For technical support, including PN7120A0EV/C10801Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN7120A0EV/C10801Y requirements.
6.How does Aetrix verify that PN7120A0EV/C10801Y is sourced from the original manufacturer or authorized distributors?
All PN7120A0EV/C10801Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN7120A0EV/C10801Y meets industry standards.
7.What is the process for return or replacement of PN7120A0EV/C10801Y?
All PN7120A0EV/C10801Y units undergo pre-shipment inspection (PSI). If there is an issue with PN7120A0EV/C10801Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN7120A0EV/C10801Y part is unused and in its original packaging.
Return procedure for PN7120A0EV/C10801Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN7120A0EV/C10801Y Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

