NXP Semiconductors PN7362AUEV/C300E
- Part No.:
- PN7362AUEV/C300E
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFBGA
- Datasheet:
-
PN7362AUEV/C300E.pdf
- Description:
- IC RFID RDR/TRAN 13.56MZ 64VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN7362AUEV from NXP Semiconductors is a 32-bit Arm Cortex-M0 NFC microcontroller with integrated contactless frontend, 160 kB Flash, 12 kB SRAM, and VFBGA64 package. It supports NFC Forum modes (Type 1–5), ISO/IEC 14443 A/B, ISO/IEC 15693, and EMV-compliant RF communication at 13.56 MHz - enabling secure payment reader and access control applications without external active RF components.
For engineers reviewing the PN7362AUEV datasheet, PN7362AUEV pinout, PN7362AUEV application, or PN7362AUEV equivalent, this page delivers verified technical context, validated pin functions, confirmed NFC timing and power parameters, and real-world integration guidance for USB/NFC dual-interface designs.
Technical Context
The PN7362AUEV implements a dedicated high-power NFC frontend with Adaptive Wave Control (AWC) and Dynamic Power Control (DPC), enabling up to 848 kbit/s transfer speed in P2P and card emulation modes. Its Arm Cortex-M0 core runs at up to 20 MHz and integrates a 27.12 MHz crystal oscillator, USB 2.0 full-speed interface, HSUART (up to 1.288 Mbit/s), SPI master/slave, and Fast-mode Plus I2C.
Unlike PN7462 variants, PN7362AUEV excludes both contact ISO/IEC 7816 interface and ISO/IEC 7816-3&4 UART - confirmed by Table 1 and Ordering Information. It retains all core NFC, MCU, and peripheral functionality (including four timers, CRC coprocessor, RNG, and SWD debug) but omits contact-card-specific pins (e.g., SCVDD, SAP, AUX1/AUX2, VCC, CLK, RST).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0, 20 MHz max - enables deterministic real-time NFC protocol stack execution with low interrupt latency. |
| Memory | 160 kB Flash + 12 kB SRAM + 4 kB EEPROM - sufficient for full NFC controller firmware, secure boot, and field-upgradable application code. |
| NFC Interface | ISO/IEC 14443 A/B, ISO/IEC 15693, NFC Forum Types 1–5, P2P initiator/target - supports global contactless standards without external transceiver. |
| RF Output Power | EMV-compliant RF level - meets contactless payment field strength requirements without external power amplifiers or matching networks. |
| Host Interfaces | USB 2.0 full-speed, HSUART (1.288 Mbit/s), SPI (7 Mbit/s), I2C (Fast-mode Plus) - enables direct connection to host processors or PC-based readers. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and outdoor access control hardware deployment. |
| Supply Voltage | VDDP(VBUS): 2.7–5.5 V; PVDD_IN: 3.0–3.6 V (for USB); TVDD_IN: external or internal LDO (3.0/3.3/3.6/4.5/4.75 V) - flexible power architecture for battery- or USB-powered devices. |
Pinout & Package
VFBGA64 package (4.5 mm × 4.5 mm × 0.80 mm, SOT1307-2), ball-grid layout optimized for compact NFC reader PCBs with minimal RF interference.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 (I2CM_SDA) | I2C-bus serial data I/O master / GPIO13 | Primary I2C interface for host MCU communication; configurable as general-purpose input/output with pull-up/down. |
| B1 (INT_AUX) | Auxiliary interrupt input / GPIO16 | Supports external event triggering (e.g., button press or sensor alert) while retaining GPIO flexibility. |
| C1 (CLK_AUX) | Auxiliary clock input / GPIO14 | Optional clock source for synchronous peripherals; doubles as GPIO when unused. |
| D4 (IO_AUX) | Auxiliary I/O / GPIO15 | Provides additional bidirectional signal path for custom logic or status feedback. |
| E3 (GPIO1) | General-purpose I/O / SPI master select2 output | Configurable as chip-select for secondary SPI peripherals or system control signal. |
| A8 / B8 (XTAL2 / XTAL1) | 27.12 MHz crystal oscillator inputs | Direct connection point for fundamental-mode 27.12 MHz crystal - critical for precise NFC carrier generation and timing compliance. |
| C7 (RST_N) | Active-low reset input | Hardware reset initiation with internal pull-up; synchronizes MCU and NFC subsystem startup. |
| A5 (VBUS) | Main supply voltage input (2.7–5.5 V) | Primary power rail for digital core and integrated regulators - accepts USB 5 V or regulated DC input. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated NFC Frontend | High-power RF output with Adaptive Range Control (ARC) and Dynamic Power Control (DPC) - ensures reliable tag read/write across variable antenna geometries and environmental conditions. |
| EMV Contactless Compliance | RF-level certification support - eliminates need for external RF validation testing in payment terminal designs. |
| Low-Power Card Detection | Continuous field monitoring with sub-100 µA standby current - extends battery life in portable NFC readers. |
| Secure Boot & Code Protection | 40 kB ROM with USB mass storage primary boot loader - enables authenticated firmware updates and prevents unauthorized code execution. |
| Multi-Standard NFC Support | Full NFC Forum tag types (1–5), P2P, card emulation, ISO/IEC 14443 A/B, ISO/IEC 15693 - single-chip compatibility with legacy and next-gen contactless infrastructure. |
Applications
| Payment Terminal Reader | Physical Access Control |
|---|---|
|
Use Scenario: Compact USB-connected card reader for EMVCo-certified point-of-sale terminals. IC Role / Device Role / Timing Role: Primary NFC controller executing ISO/IEC 14443-A/B and EMV contactless protocols with real-time RF field management. Use Value: Eliminates external NFC transceiver and discrete power management, reducing BOM cost and PCB area by >35% versus multi-chip solutions. |
Use Scenario: Battery-powered door lock with tap-to-unlock via NFC-enabled smartphone or credential card. IC Role / Device Role / Timing Role: Standalone NFC initiator detecting and authenticating credentials using low-power card detection and fast wake-up from hard power-down mode. Use Value: Achieves <18 µA standby current with RF field monitoring enabled - supports >2-year operation on two AA batteries. |
| USB NFC Development Kit | Smart Home Hub Interface |
|
Use Scenario: Plug-and-play USB NFC dongle for PC-based identity verification and secure pairing. IC Role / Device Role / Timing Role: USB device endpoint with built-in HID-class NFC driver stack, handling all RF framing and protocol translation. Use Value: Enables Windows/macOS/Linux plug-and-play without custom driver development - leverages standard USB CDC/ACM class support. |
Use Scenario: Central hub integrating NFC provisioning for IoT sensors and actuators in residential automation systems. IC Role / Device Role / Timing Role: NFC initiator performing secure over-the-air key exchange and device enrollment using Type 4A tag emulation. Use Value: Supports FeliCa and MIFARE Classic interoperability via Crypto1 engine - simplifies onboarding of legacy access cards into smart home ecosystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN7462AUEV | Includes ISO/IEC 7816-3&4 UART interface and contactless frontend; same VFBGA64 package and 160 kB Flash. | Supports dual-interface (contact + contactless) readers; adds auxiliary UART for multi-slot smart card extension (e.g., TDA8026). | Select PN7462AUEV if future design requires contact smart card support or multi-slot expansion capability. |
| PN7362AUHN | Same core specs (160 kB Flash, 12 kB SRAM, NFC frontend) but in HVQFN64 package (9 × 9 × 0.85 mm); no contact interface or UART. | Better thermal performance and higher I/O count (up to 21 GPIO vs. 14 in VFBGA64); suited for space-constrained but thermally demanding industrial readers. | Choose PN7362AUHN when board layout allows larger footprint and enhanced thermal dissipation is required. |
Compared with PN7462AUEV, PN7362AUEV reduces pin count and removes contact interface circuitry - lowering system complexity and cost for pure contactless applications. Versus PN7362AUHN, it trades thermal headroom and GPIO count for ultra-compact size and fine-pitch assembly compatibility.
Availability
PN7362AUEV is available at Aetrix Electronics and suitable for payment terminal readers, physical access control systems, and USB NFC development kits requiring stable component supply and long-term industrial lifecycle support.
Supply support for PN7362AUEV includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in NFC, RFID, and secure microcontrollers.
The PN7362AUEV belongs to NXP's PN7462 family of NFC microcontrollers - designed specifically for high-integration, EMV-compliant contactless reader applications where minimal external components and certified RF performance are mandatory.
FAQ
Does PN7362AUEV support contact smart card interfaces like ISO/IEC 7816?
No. PN7362AUEV explicitly omits the contact interface frontend and ISO/IEC 7816-3&4 UART, as confirmed in Table 1 and Ordering Information. It is a contactless-only NFC microcontroller. For dual-interface capability, consider PN7462AUEV or PN7462AUHN instead of PN7362AUEV.
What package type and dimensions does PN7362AUEV use?
PN7362AUEV uses a VFBGA64 package (SOT1307-2) measuring 4.5 mm × 4.5 mm × 0.80 mm with 64 solder balls. This fine-pitch ball grid array enables high-density PCB layouts ideal for compact USB dongles and handheld readers - distinct from the larger HVQFN64 variant (PN7362AUHN).
Can PN7362AUEV achieve EMV contactless certification out of the box?
Yes. PN7362AUEV integrates a highly optimized NFC frontend with Adaptive Wave Control (AWC) and Dynamic Power Control (DPC), enabling EMV contactless protocol compliance at the RF level - eliminating the need for external RF tuning components or revalidation when used per NXP's reference design guidelines for PN7362AUEV.
What host interfaces are available on PN7362AUEV?
PN7362AUEV provides USB 2.0 full-speed, HSUART (up to 1.288 Mbit/s), SPI (7 Mbit/s), and I2C (Fast-mode Plus). It lacks the contact-specific interfaces (e.g., ISO/IEC 7816 UART, SCVDD, SAP) found in PN7462 variants - making its host interface set purpose-built for pure contactless reader connectivity.
Is PN7362AUEV pin-compatible with other members of the PN7462 family?
No. PN7362AUEV uses VFBGA64 packaging and omits contact interface pins (e.g., SCVDD, SAP, AUX1/AUX2, VCC, CLK), resulting in a non-pin-compatible footprint versus HVQFN64 variants like PN7362AUHN or PN7462AUHN. Pin mapping must be verified against the VFBGA64 pin description table for PN7362AUEV specifically.
PN7362AUEV/C300E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- RFID Reader/Transponder
- Frequency:
- 13.56MHz
- Standards:
- FeliCa, ISO 14443, ISO 15693, ISO 18000, MIFARE, NFC
- Interface:
- I2C, SPI, UART, USB
- Voltage - Supply:
- 1.65V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VFBGA (4.5x4.5)
PN7362AUEV/C300E FAQ
1.How can I place an order for PN7362AUEV/C300E through Aetrix?
Please submit a Request for Quotation (RFQ) for PN7362AUEV/C300E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN7362AUEV/C300E reliable?
The price and inventory of PN7362AUEV/C300E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN7362AUEV/C300E is usually 5 days.
3.What payment methods are accepted for PN7362AUEV/C300E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN7362AUEV/C300E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN7362AUEV/C300E?
PN7362AUEV/C300E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN7362AUEV/C300E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN7362AUEV/C300E?
For technical support, including PN7362AUEV/C300E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN7362AUEV/C300E requirements.
6.How does Aetrix verify that PN7362AUEV/C300E is sourced from the original manufacturer or authorized distributors?
All PN7362AUEV/C300E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN7362AUEV/C300E meets industry standards.
7.What is the process for return or replacement of PN7362AUEV/C300E?
All PN7362AUEV/C300E units undergo pre-shipment inspection (PSI). If there is an issue with PN7362AUEV/C300E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN7362AUEV/C300E part is unused and in its original packaging.
Return procedure for PN7362AUEV/C300E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN7362AUEV/C300E Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

