NXP Semiconductors PN7462AUHN/C300Y
- Part No.:
- PN7462AUHN/C300Y
- Manufacturer:
- NXP Semiconductors
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 64-VFQFN Dual Rows, Exposed Pad
- Datasheet:
-
PN7462AUHN/C300Y.pdf
- Description:
- IC RFID READER 13.56MHZ 64HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:12,120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PN7462AUHN from NXP Semiconductors is a 32-bit Arm Cortex-M0 NFC microcontroller with integrated contact (ISO/IEC 7816 UART) and contactless (13.56 MHz NFC Forum-compliant) interfaces, 160 kB Flash, 12 kB SRAM, and HVQFN64 package. It delivers EMV-compliant RF performance up to 848 kbit/s and supports dual-interface smart card readers in physical access control and payment terminals.
For engineers reviewing the PN7462AUHN datasheet, PN7462AUHN pinout, PN7462AUHN application, or PN7462AUHN equivalent, this page provides verified technical context, validated pin functions, confirmed dual-interface timing behavior, and real-world design constraints for secure NFC reader development.
Technical Context
The PN7462AUHN integrates a dedicated high-power NFC frontend with Adaptive Wave Control (AWC) and Dynamic Power Control (DPC), enabling EMV-level contactless communication without external active components. Its contact interface supports Class A/B/C cards at 1.8 V/3 V/5 V with thermal protection, short-circuit detection, and ISO/IEC 7816-3&4 UART compliance.
It features dual host interfaces - USB 2.0 full-speed and HSUART up to 1.288 Mbit/s - alongside two master interfaces (SPI and Fast-mode Plus I²C), four general-purpose timers, CRC coprocessor, and random number generator. The 20 MHz Cortex-M0 core operates within -40 °C to +85 °C ambient range using internal HFO/LFO clocks and a 27.12 MHz crystal oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0, 20 MHz max frequency - enables deterministic real-time NFC protocol stack execution with low latency interrupt response. |
| Memory | 160 kB Flash / 12 kB SRAM / 4 kB EEPROM - sufficient for dual-interface firmware, secure boot, and field-upgradable application code. |
| Contact Interface | ISO/IEC 7816-3&4 UART supporting Class A/B/C cards - provides hardware-level current limiting, ESD protection (>12 kV), and automatic activation/deactivation sequences. |
| Contactless Interface | NFC Forum-compliant (Types 1–5, P2P, card emulation, ISO14443A/B, ISO15693) with 848 kbit/s transfer - achieves EMV contactless certification without external RF components. |
| Power Management | Hard power-down mode (12 µA), standby mode (18–55 µA), and suspend mode (120–250 µA) - extends battery life in portable readers while maintaining fast wake-up via GPIO or RF field detection. |
| Package | HVQFN64 (9 × 9 × 0.85 mm, SOT804-4) - thermally enhanced for sustained RF output and compatible with standard reflow profiles for high-volume manufacturing. |
| Operating Range | -40 °C to +85 °C - qualified for industrial and outdoor access control deployments with reliable thermal margin. |
Pinout & Package
HVQFN64 package (SOT804-4), 9 × 9 × 0.85 mm body, thermally enhanced with exposed die pad connected to GND. Pin 1 index area marked on top view; inner leads internally connected to GND - PCB layout must avoid conductive traces under package footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ANT1 / ANT2 | NFC antenna connection | Differential RF outputs for load modulation in card emulation and P2P passive target modes - require matched 50 Ω impedance trace routing. |
| TVDD_IN / TVDD_OUT | NFC frontend supply | Input voltage for TX LDO (configurable 3.0–4.75 V); output supplies antenna driver - critical for stable RF output power calibration. |
| VBUSP | Contact interface supply | Main supply input for ISO/IEC 7816 interface - powers card VCC and enables Class A/B/C voltage selection via internal DC-DC converter. |
| SCVDD / SAM / SAP / CLK / RST / IO / AUX1 / AUX2 | Contact interface signals | Direct connections to smart card contacts (C1–C8) - support synchronous/asynchronous protocols with hardware-level short-circuit and thermal protection. |
| GPIO1–GPIO12 | General-purpose I/O | Edge- and level-sensitive interrupt sources - used for card presence detection (PRES), auxiliary slot control, and system status signaling. |
| SWDIO / SWDCLK | Debug interface | Serial Wire Debug pins - enable non-intrusive firmware debugging and flash programming without halting NFC operation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated NFC frontend | EMV-compliant RF output up to 848 kbit/s with Adaptive Range Control (ARC) - eliminates need for external power amplifiers or matching networks in certified readers. |
| Dual-interface security | Hardware current limiting, short-circuit detection, and >12 kV ESD protection on all contact pins - ensures robust card insertion/removal handling in unattended terminals. |
| Multi-protocol host connectivity | USB 2.0 full-speed + HSUART (up to 1.288 Mbit/s) + SPI/I²C - enables flexible integration into PC-connected, embedded, or modular reader designs. |
| Low-power operation | Hard power-down current ≤18 µA at 5.5 V - supports battery-powered handheld readers with multi-week standby life. |
| Secure boot & crypto | 40 kB ROM with USB mass storage primary boot loader + CRC coprocessor + RNG - enables authenticated firmware updates and cryptographic key generation. |
Applications
| Physical Access Control Reader | EMVCo-Compliant Payment Terminal |
|---|---|
|
Use Scenario: Secure door entry system reading employee badges and mobile credentials via NFC and contact smart cards. IC Role / Device Role / Timing Role: Dual-interface controller managing simultaneous contact card authentication and contactless tag emulation with sub-100 ms transaction latency. Use Value: Single-chip solution reduces BOM count by eliminating separate NFC transceiver and smart card controller ICs, lowering total system cost and PCB area. |
Use Scenario: Portable point-of-sale terminal accepting chip-and-PIN and contactless payments in retail environments. IC Role / Device Role / Timing Role: Real-time NFC initiator and contact card host, enforcing EMV contactless protocol timing and secure element communication over ISO7816 UART. Use Value: Integrated RF frontend meets EMV Level 1 RF requirements without external tuning components, accelerating certification timeline by 3–4 months. |
| USB NFC Reader Dongle | Gaming Peripheral Authentication |
|
Use Scenario: Plug-and-play USB dongle enabling NFC functionality on desktop PCs and kiosks. IC Role / Device Role / Timing Role: USB device controller bridging host commands to NFC/ISO7816 operations - handles USB enumeration, HID-class reporting, and command-response pipelining. Use Value: On-chip USB 2.0 PHY and boot ROM eliminate external USB transceiver and external flash, reducing component count to <12 total. |
Use Scenario: Console accessory authenticating licensed controllers and game cartridges via NFC or contact interface. IC Role / Device Role / Timing Role: Secure identity verification engine performing mutual authentication between peripheral and host using stored keys and RNG-derived challenges. Use Value: Hardware-accelerated CRC and RNG enable fast, tamper-resistant challenge-response cycles (<15 ms per auth), preventing cloning attacks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN7462AUEV | VFBGA64 package (4.5 × 4.5 × 0.80 mm), same 160 kB Flash/SRAM, no contact interface - lacks ISO/IEC 7816 UART and SCVDD/SAM/SAP pins. | Suitable only for contactless-only readers; cannot replace PN7462AUHN in dual-interface designs without PCB redesign. | Select when space-constrained layouts prioritize smaller footprint and contact interface is unnecessary. |
| PN7362AUHN | HVQFN64 package, same footprint, but no contact interface or ISO/IEC 7816 UART - missing PRES, SCVDD, SAM, SAP, CLK, RST, IO, AUX1/AUX2 pins. | Designed for pure NFC reader applications; cannot drive contact smart cards or support dual-interface firmware stacks. | Choose for cost-sensitive NFC-only terminals where contact capability adds no value and BOM simplification is critical. |
Compared with PN7462AUEV and PN7362AUHN, the PN7462AUHN uniquely combines HVQFN64 packaging with full dual-interface capability - enabling drop-in replacement only in designs requiring both contact and contactless functionality without sacrificing thermal performance or debug accessibility.
Availability
PN7462AUHN is available at Aetrix Electronics and suitable for physical access control systems, EMVCo-compliant payment terminals, and USB NFC reader dongles requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for PN7462AUHN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in NFC, RFID, and secure microcontrollers.
The PN7462 family was designed specifically for high-integration dual-interface NFC readers - combining contact smart card control, EMV-compliant contactless communication, and real-time microcontroller processing in a single die to reduce system complexity and certification effort.
FAQ
What is the maximum RF data rate supported by PN7462AUHN in contactless mode?
The PN7462AUHN supports a maximum contactless data rate of 848 kbit/s in high-speed NFC modes. This is achieved through its integrated high-power NFC frontend with Adaptive Wave Control and Dynamic Power Control, enabling EMV-compliant transactions without external RF components. The PN7462AUHN maintains this rate across ISO/IEC 14443A/B, NFC Forum Types 1–5, and P2P active/passive modes under specified supply and temperature conditions.
Does PN7462AUHN support all three ISO/IEC 7816 voltage classes (A, B, C) simultaneously?
Yes, the PN7462AUHN supports Class A (5 V), Class B (3 V), and Class C (1.8 V) smart cards simultaneously via its integrated ISO/IEC 7816-3&4 UART interface. Voltage selection is handled automatically by the internal DC-to-DC converter, which starts at 3 V for Class A and 2.7 V for Class B. The PN7462AUHN also provides hardware-level current limiting, short-circuit detection, and thermal protection for each card contact.
Can PN7462AUHN operate in hard power-down mode while retaining contactless field detection capability?
Yes, the PN7462AUHN can wake from hard power-down mode (≤18 µA) upon detection of an RF field at the ANT1/ANT2 pins. This feature enables ultra-low-power standby in battery-operated readers, where the device remains inert until a card or phone enters the field - then rapidly powers up the NFC frontend and Cortex-M0 core to complete the transaction. Wake-up time is typically under 200 µs.
What debug interface does PN7462AUHN provide, and is it accessible during NFC operation?
The PN7462AUHN provides Serial Wire Debug (SWD) via SWDIO and SWDCLK pins, fully compatible with standard ARM debug probes. Debug access is non-intrusive and can be used concurrently with NFC and contact interface operation - allowing real-time firmware inspection, breakpoint setting, and memory read/write without halting RF or card communication. No additional debug pins or modes are required.
Is the PN7462AUHN pin-compatible with other members of the PN7462 family, such as PN7462AUEV?
No, the PN7462AUHN (HVQFN64) is not pin-compatible with PN7462AUEV (VFBGA64), despite identical electrical functionality and memory configuration. Their pinouts differ significantly - e.g., contact interface signals (SCVDD, SAM, SAP, CLK, RST) exist only on PN7462AUHN, and ball/pad assignments for USB, SPI, and I²C are rearranged. PCB layout and schematic must be redesigned for package substitution.
PN7462AUHN/C300Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 64-VFQFN Dual Rows, Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Standards:
- ISO 14443, ISO 15693, ISO 18000-3
- Interface:
- I2C, SPI, UART
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-HVQFN (9x9)
PN7462AUHN/C300Y FAQ
1.How can I place an order for PN7462AUHN/C300Y through Aetrix?
Please submit a Request for Quotation (RFQ) for PN7462AUHN/C300Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PN7462AUHN/C300Y reliable?
The price and inventory of PN7462AUHN/C300Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PN7462AUHN/C300Y is usually 5 days.
3.What payment methods are accepted for PN7462AUHN/C300Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PN7462AUHN/C300Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PN7462AUHN/C300Y?
PN7462AUHN/C300Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PN7462AUHN/C300Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PN7462AUHN/C300Y?
For technical support, including PN7462AUHN/C300Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PN7462AUHN/C300Y requirements.
6.How does Aetrix verify that PN7462AUHN/C300Y is sourced from the original manufacturer or authorized distributors?
All PN7462AUHN/C300Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PN7462AUHN/C300Y meets industry standards.
7.What is the process for return or replacement of PN7462AUHN/C300Y?
All PN7462AUHN/C300Y units undergo pre-shipment inspection (PSI). If there is an issue with PN7462AUHN/C300Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PN7462AUHN/C300Y part is unused and in its original packaging.
Return procedure for PN7462AUHN/C300Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PN7462AUHN/C300Y Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

