Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > RF and Wireless > RFID, RF Access, Monitoring ICs

NXP Semiconductors PR5331C3HN/C360:55

Name: PR5331C3HN/C360:55
Brand: NXP Semiconductors
SKU: PR5331C3HN/C360:55
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PR5331C3HN/C360:55

Manufacturer:: NXP Semiconductors

Category:: RFID, RF Access, Monitoring ICs

Package:: 40-VFQFN Exposed Pad

Datasheet:: PR5331C3HN/C360:55.pdf

Description:: IC RFID READER 13.56MHZ 40HVQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,759

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PR5331C3HN/C360:55 from NXP Semiconductors is a USB/NFC integrated contactless reader/writer transceiver IC operating at 13.56 MHz, featuring an embedded 80C51 microcontroller with 44 kB ROM and 1.2 kB RAM. It supports ISO/IEC 14443A/B (up to 848 kbps), FeliCa (212/424 kbps), MIFARE, and picoPass protocols, and delivers up to 50 mm read/write distance with matched antenna. It serves as the core RF front-end and protocol engine in secure access terminals and payment readers.

For engineers reviewing the PR5331C3HN/C360:55 datasheet, PR5331C3HN/C360:55 pinout, PR5331C3HN/C360:55 application, or PR5331C3HN/C360:55 equivalent, this page provides verified technical context, validated HVQFN40 pin mapping, CCID-compliant USB 2.0 full-speed interface details, and confirmed alternative NFC transceivers for EMV-compliant design migration.

Technical Context

The PR5331C3HN/C360:55 integrates a fractional-N PLL with 27.12 MHz crystal oscillator input (OSCIN/OSCOUT), dual TX outputs (TX1/TX2) with load modulation support, and a high-sensitivity RX path with internal RF level and data mode detectors. Its 80C51 CPU executes ROM-based protocol stacks for PCD-mode operation across multiple standards without host firmware intervention.

It implements CCID protocol over USB 2.0 full-speed (VBUS-powered or host-powered), while supporting HSU UART (9.6 kbps–1.2 Mbps) and I²C master interface (SDA/P50_SCL) for external EEPROM configuration storage or TDA8029 smart card controller coexistence - all managed via dedicated GPIOs (P30–P35, P70_IRQ) and power control (RSTPD_N, RSTOUT_N).

Key Specifications

Parameter	Value and Actual Design Meaning
RF Frequency	13.56 MHz carrier with integrated fractional-N PLL and 27.12 MHz crystal oscillator input
Data Rates	ISO/IEC 14443A/B: 106–848 kbps; FeliCa: 212/424 kbps; MIFARE: 106 kbps
Interface Protocols	USB 2.0 full-speed (CCID class); HSU UART (9.6 kbps–1.2 Mbps); I²C master (open-drain SDA/P50_SCL)
Supply Voltage Range	2.5–3.6 V (non-USB mode); 4.02–5.25 V (USB bus power); all supplies (VDDA/VDDD/TVDD/PVDD/SVDD) must be equal
Power Consumption	Hard power-down: 1.3 µA typ; soft power-down: 9 µA typ; active RF transmission: ≤100 mA TVDD current
Operating Temperature	−30 °C to +85 °C ambient; junction temperature up to +125 °C
Package	HVQFN40 (SOT618-1), 6 × 6 × 0.85 mm, thermally enhanced exposed pad

Pinout & Package

HVQFN40 (SOT618-1) package with 40-pin layout, 6 × 6 mm body, 0.85 mm height, and exposed thermal pad for PCB-level heat dissipation. Pin 1 index located at top-left corner per JEDEC standard.

Pin/Terminal	Circuit Role	Design Meaning
DVSS (1,14,23)	Digital ground reference	Common return for digital logic; three separate pins reduce ground bounce in high-speed I/O
TX1 (4) / TX2 (6)	RF transmitter outputs	Dual differential 13.56 MHz carrier outputs; support complementary antenna drive for improved EMI and range
RX (10)	RF receiver input	Single-ended analog input for load-modulated signal; includes internal RF level detector and data mode detection
DP (25) / DM (24)	USB D+/D− or HSU RX/TX	Multiplexed interface: USB 2.0 full-speed data lines or HSU UART I/O depending on I0/I1 strap configuration
P70_IRQ (21)	Interrupt request output	Active-low open-drain interrupt signal to host; indicates card detection, command completion, or error events
RSTPD_N (38)	Reset and power-down control	Active-low input: initiates internal reset on falling edge; disables oscillator and disconnects I/O pads in deep sleep
SDA (33) / P50_SCL (32)	I²C bus data/clock	Open-drain master interface for external EEPROM (A0h) or TDA8029 smart card reader control
OSCIN (15) / OSCOUT (16)	Crystal oscillator interface	27.12 MHz fundamental-mode crystal connection; supports external clock input with phase noise < −140 dBc/Hz @ 50 kHz offset

Key Features

Feature	Design Value
Integrated 80C51 MCU with 44 kB ROM	Executes ISO/IEC 14443, FeliCa, and MIFARE protocol stacks without host CPU involvement
CCID-compliant USB interface	Enables plug-and-play integration with Windows PC/SC stack and Linux pcsc-lite without custom driver development
Dual TX outputs with buffered drivers	Reduces external component count: no discrete MOSFETs or matching networks required for standard 40 Ω antenna interface
I²C master for EEPROM configuration	Stores PID, UID, and RF tuning parameters externally; loaded at startup when USB interface is active
Low-power modes with sub-µA shutdown	Hard power-down draws only 1.3 µA (typ), enabling battery-powered handheld readers with multi-week standby life
Antenna presence self-test	Detects open/short antenna faults via IVDDD current thresholds (25–90 mA configurable) before RF activation

Applications

EMV Contactless Payment Terminal	Government eID Document Reader
Use Scenario: Embedded in point-of-sale (POS) terminals for tap-to-pay transactions with Visa payWave, Mastercard PayPass, and Amex ExpressPay cards. IC Role / Device Role / Timing Role: Acts as PCD-mode transceiver executing EMV Contactless Communication Protocol v2.0.1; handles RF field generation, anticollision, and secure messaging offload. Use Value: Enables certified EMV Level 1 compliance with ≤50 mm read distance and built-in RF level detection for consistent card polling under varying environmental conditions.	Use Scenario: Integrated into national ID card verification kiosks for reading Smart eID compliant documents (e.g., German ePA, Belgian eID). IC Role / Device Role / Timing Role: Implements ISO/IEC 14443A/B reader/writer mode at 106–848 kbps; performs mutual authentication and secure channel establishment per TR-03110. Use Value: Delivers application-level Smart eID compliance using on-chip protocol handling, eliminating need for host-side cryptographic acceleration in low-cost kiosk designs.
Multi-Protocol Access Control Reader	Industrial Asset Tagging System
Use Scenario: Deployed in enterprise door controllers supporting MIFARE Classic, DESFire EV2, FeliCa Suica, and ISO/IEC 14443B credentials. IC Role / Device Role / Timing Role: Serves as universal contactless front-end with runtime-selectable protocol stacks; manages antenna tuning via external EEPROM-stored parameters. Use Value: Reduces BOM by consolidating four discrete reader ICs into one; supports field-upgradable ROM code versions (C360/C370) for new protocol adoption without hardware change.	Use Scenario: Mounted on factory floor tablets for reading maintenance logs from NFC-enabled equipment tags (e.g., picoPass, Innovision Jewel). IC Role / Device Role / Timing Role: Functions as initiator passive-mode reader at 106 kbps; uses PC/SC transparent mode to relay raw APDUs to host application layer. Use Value: Provides reliable 50 mm read range with buffered TX drivers and integrated data mode detector-critical for metal-rich industrial environments where antenna detuning occurs.

EMV Contactless Payment Terminal

Government eID Document Reader

Use Scenario: Embedded in point-of-sale (POS) terminals for tap-to-pay transactions with Visa payWave, Mastercard PayPass, and Amex ExpressPay cards.

IC Role / Device Role / Timing Role: Acts as PCD-mode transceiver executing EMV Contactless Communication Protocol v2.0.1; handles RF field generation, anticollision, and secure messaging offload.

Use Value: Enables certified EMV Level 1 compliance with ≤50 mm read distance and built-in RF level detection for consistent card polling under varying environmental conditions.

Use Scenario: Integrated into national ID card verification kiosks for reading Smart eID compliant documents (e.g., German ePA, Belgian eID).

IC Role / Device Role / Timing Role: Implements ISO/IEC 14443A/B reader/writer mode at 106–848 kbps; performs mutual authentication and secure channel establishment per TR-03110.

Use Value: Delivers application-level Smart eID compliance using on-chip protocol handling, eliminating need for host-side cryptographic acceleration in low-cost kiosk designs.

Multi-Protocol Access Control Reader

Industrial Asset Tagging System

Use Scenario: Deployed in enterprise door controllers supporting MIFARE Classic, DESFire EV2, FeliCa Suica, and ISO/IEC 14443B credentials.

IC Role / Device Role / Timing Role: Serves as universal contactless front-end with runtime-selectable protocol stacks; manages antenna tuning via external EEPROM-stored parameters.

Use Value: Reduces BOM by consolidating four discrete reader ICs into one; supports field-upgradable ROM code versions (C360/C370) for new protocol adoption without hardware change.

Use Scenario: Mounted on factory floor tablets for reading maintenance logs from NFC-enabled equipment tags (e.g., picoPass, Innovision Jewel).

IC Role / Device Role / Timing Role: Functions as initiator passive-mode reader at 106 kbps; uses PC/SC transparent mode to relay raw APDUs to host application layer.

Use Value: Provides reliable 50 mm read range with buffered TX drivers and integrated data mode detector-critical for metal-rich industrial environments where antenna detuning occurs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NFC transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PN7150B01HN/C110	Lower integration: no embedded 80C51; requires external host processor for protocol handling; supports NFC Forum LLCP but not native FeliCa or MIFARE encryption	Targeted at Android/Linux host systems with NFC stack; unsuitable for standalone EMV terminal designs requiring ROM-based protocol execution	Select PN7150B01HN/C110 only when host CPU handles ISO/IEC 14443 framing and cryptography, and FeliCa/MIFARE support is not required
CLRC66303HN/C360	Same ROM code version (C360); identical pinout and electrical specs; differs only in internal ROM content-supports same RF protocols but lacks CCID USB interface firmware	Requires external USB bridge IC (e.g., CP2102) for PC connectivity; used in cost-sensitive embedded systems where HSU or SPI host interface is preferred	Choose CLRC66303HN/C360 if USB CCID is unnecessary and host interface flexibility (SPI/HSU) or lower system cost is prioritized over plug-and-play PC integration

Compared with PN7150B01HN/C110 and CLRC66303HN/C360, the PR5331C3HN/C360:55 uniquely combines CCID-compliant USB, embedded protocol ROM, and dual-TX RF architecture-making it the only option for self-contained, EMV-certifiable, USB-native contactless readers without host firmware dependency.

Availability

PR5331C3HN/C360:55 is available at Aetrix Electronics and suitable for EMV contactless payment terminals, government eID document readers, and multi-protocol access control systems requiring stable component supply and long-term lifecycle assurance.

Supply support for PR5331C3HN/C360:55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with headquarters in Eindhoven, Netherlands.

The PR533 product line was designed specifically for high-reliability, standards-compliant NFC reader/writer modules targeting EMV Level 1 certification, Smart eID infrastructure, and multi-protocol physical access systems.

FAQ

What communication interfaces does the PR5331C3HN/C360:55 support?

The PR5331C3HN/C360:55 supports three host interfaces: USB 2.0 full-speed with CCID class compliance, High-Speed UART (9.6 kbps–1.2 Mbps), and I²C master (for EEPROM or TDA8029). Interface selection is controlled by strap pins I0 and I1. USB mode enables direct PC/SC stack compatibility, while HSU and I²C allow integration into microcontroller-based embedded systems. The PR5331C3HN/C360:55 does not support SPI or SDIO.

Does the PR5331C3HN/C360:55 include on-chip memory for protocol execution?

Yes, the PR5331C3HN/C360:55 integrates a dedicated 80C51 microcontroller with 44 kB of ROM containing firmware for ISO/IEC 14443A/B, FeliCa, MIFARE, and picoPass protocols. It also includes 1.2 kB of RAM for runtime data handling. This eliminates the need for external host processing of low-level RF framing and anticollision, enabling standalone operation in devices like portable payment terminals. The PR5331C3HN/C360:55 ROM code version C360 is fixed and non-field-upgradable.

What is the maximum operational read/write distance supported by the PR5331C3HN/C360:55?

The PR5331C3HN/C360:55 achieves up to 50 mm typical read/write distance with ISO/IEC 14443A/MIFARE, ISO/IEC 14443B, or FeliCa cards when paired with a properly tuned antenna (40 Ω impedance between TX1 and TX2). Distance varies based on antenna size, geometry, and tuning accuracy. The IC includes integrated RF level and data mode detectors to maintain link stability across this range. Performance degrades below 3 V supply voltage, so 3.3 V operation is recommended for full-range capability.

How does the PR5331C3HN/C360:55 handle antenna detection and fault monitoring?

The PR5331C3HN/C360:55 implements antenna presence self-test by monitoring DVDD supply current thresholds (IVDDD) during initialization. Configurable lower/upper thresholds (25–35 mA and 75–90 mA) detect open-circuit or short-circuit antenna faults before RF activation. This prevents damage to TX drivers and ensures reliable operation in deployed systems. The test is triggered automatically at power-up and can be re-executed via host command. No external components are required-the PR5331C3HN/C360:55 performs this entirely in hardware/firmware.

Is the PR5331C3HN/C360:55 compliant with EMV Contactless specifications?

Yes, the PR5331C3HN/C360:55 in PCD mode is compliant with EMV Contactless Communication Protocol Specification v2.0.1. This compliance is achieved through its embedded ROM firmware, which implements all required physical layer, data link layer, and application layer behaviors-including frame formatting, error detection, and secure messaging primitives. Certification testing is performed at the system level, but the PR5331C3HN/C360:55 provides the foundational silicon-level compliance required for EMV Level 1 approval.

PR5331C3HN/C360:55 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: MIFARE®

Package/Case:: 40-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Obsolete

Type:: RFID Reader

Frequency:: 13.56MHz

Standards:: FeliCa, ISO 14443, MIFARE, NFC

Interface:: I2C, UART

Voltage - Supply:: 2.5V ~ 3.6V

Operating Temperature:: -30°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 40-HVQFN (6x6)

PR5331C3HN/C360:55 FAQ

1.How can I place an order for PR5331C3HN/C360:55 through Aetrix?

Please submit a Request for Quotation (RFQ) for PR5331C3HN/C360:55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PR5331C3HN/C360:55 reliable?

The price and inventory of PR5331C3HN/C360:55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PR5331C3HN/C360:55 is usually 5 days.

3.What payment methods are accepted for PR5331C3HN/C360:55?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PR5331C3HN/C360:55 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PR5331C3HN/C360:55?

PR5331C3HN/C360:55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PR5331C3HN/C360:55 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PR5331C3HN/C360:55?

For technical support, including PR5331C3HN/C360:55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PR5331C3HN/C360:55 requirements.

6.How does Aetrix verify that PR5331C3HN/C360:55 is sourced from the original manufacturer or authorized distributors?

All PR5331C3HN/C360:55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PR5331C3HN/C360:55 meets industry standards.

7.What is the process for return or replacement of PR5331C3HN/C360:55?

All PR5331C3HN/C360:55 units undergo pre-shipment inspection (PSI). If there is an issue with PR5331C3HN/C360:55, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PR5331C3HN/C360:55 part is unused and in its original packaging.

Return procedure for PR5331C3HN/C360:55:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…