Nexperia USA Inc. PRTR5V0U2AX-QR
- Part No.:
- PRTR5V0U2AX-QR
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
PRTR5V0U2AX-QR.pdf
- Description:
- TVS DIODE 5.5VWM SOT143B
- Quantity:
- Payment:

- Shipping:

Inventory:1,853
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PRTR5V0U2AX-QR from Nexperia is an ultra-low-capacitance double rail-to-rail ESD protection diode in SOT143B package, designed to protect two high-speed data lines (e.g., USB 2.0 D+/D−) against ±12 kV IEC 61000-4-2 level 4 ESD transients while maintaining signal integrity via 1.8 pF I/O-to-ground capacitance and 5.5 V reverse standoff voltage.
For engineers reviewing the PRTR5V0U2AX-QR datasheet, PRTR5V0U2AX-QR pinout, PRTR5V0U2AX-QR application, or PRTR5V0U2AX-QR equivalent, this device is selected for high-frequency interface protection where sub-2 pF line loading, automotive-grade AEC-Q101 qualification, and supply-independent clamping are critical design requirements.
Technical Context
This dual-channel ESD protector integrates two rail-to-rail diodes between each I/O pin and both supply (VCC) and ground (GND), plus a dedicated GND–VCC clamp diode to prevent supply-line charging during ESD events. It operates without bias-clamping remains effective even at 0 V supply.
The architecture delivers symmetrical bidirectional protection with low dynamic impedance, enabling fast transient response (<30 ns rise time per IEC 61000-4-2) and minimal signal distortion on data lines up to 480 Mbit/s. Its 1.8 pF capacitance is measured at 1 MHz, 0 V bias, 25 °C across pins 2 and 3 to GND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±12 kV per IEC 61000-4-2 level 4 - ensures robust immunity against human-body-model ESD events at connector interfaces. |
| I/O-to-GND Capacitance | 1.8 pF (typ.) - preserves signal integrity on USB 2.0, HDMI, and DVI lines by minimizing high-frequency attenuation and timing skew. |
| Reverse Standoff Voltage | 5.5 V - blocks normal operating voltages up to 5 V systems while remaining transparent during signal transmission. |
| Breakdown Voltage | 6–9 V (typ.) - defines the onset of clamping conduction, ensuring safe margin above 5.5 V VRWM for reliable turn-on during transients. |
| Reverse Leakage Current | 1 nA (typ.) at 3 V - minimizes DC loading on high-impedance signal paths and preserves power budget in battery-powered devices. |
| Ambient Temperature Range | −40 °C to +125 °C - supports operation in under-hood automotive environments and industrial edge nodes. |
Pinout & Package
SOT143B plastic surface-mounted package: 4-lead, 1.9 mm pitch, 2.9 mm × 1.3 mm × 1.0 mm body height. RoHS-compliant, qualified per AEC-Q101.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Primary reference node for all clamping paths; must be connected to low-inductance system ground plane. |
| 2 | I/O 1 | Protected signal line 1 (e.g., USB D+); bidirectionally clamped to GND and VCC via internal rail-to-rail diodes. |
| 3 | I/O 2 | Protected signal line 2 (e.g., USB D−); independently clamped with identical characteristics as Pin 2. |
| 4 | VCC | Supply connection for active clamping path; enables low-VF forward conduction when transient exceeds VRWM. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail clamping architecture | Enables symmetric ±V transient suppression on both I/O lines without polarity dependence or external biasing. |
| Integrated GND–VCC ESD diode | Prevents VCC line charging during negative transients, eliminating need for external decoupling capacitors in clamping path. |
| AEC-Q101 qualification | Validated for automotive use including temperature cycling, HTRB, and ESD stress-supports Tier-1 module designs. |
| 1.8 pF I/O capacitance | Meets USB 2.0 eye-diagram mask requirements at 480 Mbit/s; avoids intersymbol interference in high-speed serial links. |
| No supply dependency for basic protection | Clamps transients even with VCC = 0 V, ensuring fail-safe protection during power-down or brownout conditions. |
Applications
| USB 2.0 Interface Protection | HDMI/DVI Signal Line Protection |
|---|---|
Use Scenario: Protecting D+ and D− differential pair at USB 2.0 Type-A or Micro-B connectors against ESD during hot-plug events. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at connector, providing sub-30 ns clamping response. Use Value: Maintains 480 Mbit/s data rate compliance by limiting I/O capacitance to 1.8 pF and avoiding signal reflection or jitter accumulation. |
Use Scenario: Shielding TMDS clock and data channels in HDMI 1.4 or DVI-D interfaces from contact ESD during cable insertion. IC Role / Device Role / Timing Role: Low-capacitance shunt protector positioned before EMI filters and common-mode chokes to preserve high-frequency signal fidelity. Use Value: Enables >165 MHz pixel clock support with <0.1 UI jitter impact due to ultra-low 1.8 pF line loading and matched channel capacitance. |
| Automotive Infotainment Port Protection | Mobile Device High-Speed Interface Protection |
Use Scenario: Safeguarding USB-C or micro-USB ports in head units and display modules exposed to harsh vehicle cabin ESD environments. IC Role / Device Role / Timing Role: AEC-Q101-qualified ESD array providing fail-safe clamping independent of system power state. Use Value: Ensures uninterrupted media streaming and firmware updates by surviving repeated ±12 kV contact discharges per ISO 10605. |
Use Scenario: Protecting MIPI D-PHY lanes (e.g., camera sensor interfaces) in smartphones and tablets where board space and capacitance budgets are constrained. IC Role / Device Role / Timing Role: Dual-channel ESD suppressor integrated into compact camera module flex circuits near image sensor connectors. Use Value: Delivers 1.8 pF loading per lane and −40 °C to +125 °C operation, enabling reliable 1.5 Gbps D-PHY signaling in thermally aggressive enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel rail-to-rail ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NUP4201MR6T1G | Higher 3.5 pF I/O capacitance; single-package quad-channel (not dual); no integrated VCC–GND diode. | Limited to lower-speed interfaces (<100 Mbit/s); requires external VCC decoupling for optimal clamping. | Select when cost sensitivity outweighs speed requirements and layout allows larger footprint. |
| Vishay VEML6030X01 | Optical sensor IC-not an ESD protector; functionally incompatible. | Not applicable-misidentified part; excluded from ESD protection selection. | Avoid: not a functional alternative; VEML6030X01 is ambient light sensor, not ESD diode. |
Compared with NUP4201MR6T1G, PRTR5V0U2AX-QR provides 2.0× lower capacitance and integrated supply-clamp functionality-critical for USB 2.0 and automotive infotainment. VEML6030X01 is not an ESD protection device and must be excluded from consideration.
Availability
PRTR5V0U2AX-QR is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive infotainment port hardening, and high-speed mobile sensor interface shielding requiring stable component supply across production lifecycles.
Supply support for PRTR5V0U2AX-QR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-performance, high-reliability discrete, logic, and MOSFET solutions, with leadership in ESD protection and automotive-qualified components.
PRTR5V0U2AX-QR belongs to Nexperia's ultra-low-capacitance ESD protection portfolio, engineered specifically for high-speed digital interfaces in automotive, computing, and consumer electronics where signal fidelity and AEC-Q101 compliance are mandatory.
FAQ
Is PRTR5V0U2AX-QR compatible with USB 2.0 full-speed and high-speed signaling?
Yes. With 1.8 pF I/O-to-ground capacitance and <30 ns clamping response per IEC 61000-4-2, it meets USB-IF eye diagram requirements for 480 Mbit/s high-speed operation. Layout best practices-such as placing the device within 3 mm of the connector and using short, direct traces to GND-must be followed to maintain signal integrity.
Does PRTR5V0U2AX-QR require external capacitors for ESD protection?
No. The integrated GND–VCC ESD diode eliminates the need for external decoupling capacitors on the VCC line. This simplifies PCB layout, reduces BOM count, and avoids resonance risks introduced by discrete capacitor parasitics-verified in Nexperia's application note AN11167.
What is the maximum operating voltage for continuous DC bias on the I/O pins?
The reverse standoff voltage (VRWM) is rated at 5.5 V, meaning the device remains non-conductive under steady-state DC bias up to 5.5 V. It is intended for 3.3 V and 5 V systems; operation above 5.5 V risks premature breakdown and permanent damage per absolute maximum ratings.
How does PRTR5V0U2AX-QR perform under zero-supply conditions?
It maintains full ESD protection capability with VCC = 0 V. The rail-to-rail diodes clamp between I/O pins and GND, while the integrated GND–VCC diode remains reverse-biased but does not impede protection. Clamping voltage rises slightly versus powered operation, yet still limits transients to safe levels per IEC 61000-4-2 testing.
PRTR5V0U2AX-QR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- Yes
- Applications:
- DVI, HDMI, USB
- Capacitance @ Frequency:
- 1.8pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143B
PRTR5V0U2AX-QR FAQ
1.How can I place an order for PRTR5V0U2AX-QR through Aetrix?
Please submit a Request for Quotation (RFQ) for PRTR5V0U2AX-QR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PRTR5V0U2AX-QR reliable?
The price and inventory of PRTR5V0U2AX-QR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PRTR5V0U2AX-QR is usually 5 days.
3.What payment methods are accepted for PRTR5V0U2AX-QR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PRTR5V0U2AX-QR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PRTR5V0U2AX-QR?
PRTR5V0U2AX-QR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PRTR5V0U2AX-QR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PRTR5V0U2AX-QR?
For technical support, including PRTR5V0U2AX-QR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PRTR5V0U2AX-QR requirements.
6.How does Aetrix verify that PRTR5V0U2AX-QR is sourced from the original manufacturer or authorized distributors?
All PRTR5V0U2AX-QR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PRTR5V0U2AX-QR meets industry standards.
7.What is the process for return or replacement of PRTR5V0U2AX-QR?
All PRTR5V0U2AX-QR units undergo pre-shipment inspection (PSI). If there is an issue with PRTR5V0U2AX-QR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PRTR5V0U2AX-QR part is unused and in its original packaging.
Return procedure for PRTR5V0U2AX-QR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PRTR5V0U2AX-QR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

